coderonion / awesome-cuda-and-hpc
🔥🔥🔥 A collection of some awesome public CUDA, cuBLAS, TensorRT and High Performance Computing (HPC) projects.
☆157Updated last month
Related projects ⓘ
Alternatives and complementary repositories for awesome-cuda-and-hpc
- CSV spreadsheets and other material for AI accelerator survey papers☆154Updated 9 months ago
- An FPGA Accelerator for Transformer Inference☆73Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆109Updated last year
- ☆143Updated 5 months ago
- ☆37Updated last year
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- ☆143Updated 2 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆228Updated 6 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆75Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- Research and Materials on Hardware implementation of Transformer Model☆211Updated 2 weeks ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆76Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- ☆42Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- IC implementation of Systolic Array for TPU☆152Updated last month
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆87Updated 6 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆68Updated 3 months ago
- PyTorch model to RTL flow for low latency inference☆121Updated 8 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆18Updated 2 years ago
- ☆60Updated this week
- AMD University Program HLS tutorial☆63Updated 3 weeks ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- ☆41Updated 3 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆37Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆97Updated last year