axelera-ai-hub / voyager-sdk
☆22Updated this week
Alternatives and similar repositories for voyager-sdk:
Users that are interested in voyager-sdk are comparing it to the libraries listed below
- DNN Compiler for Heterogeneous SoCs☆32Updated 2 weeks ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆31Updated 3 months ago
- A survey on Hardware Accelerated LLMs☆50Updated 2 months ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆81Updated last month
- A high-efficiency system-on-chip for floating-point compute workloads.☆29Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆171Updated last week
- IREE plugin repository for the AMD AIE accelerator☆87Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆76Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆85Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆142Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆151Updated 4 months ago
- The University of Bristol HPC Simulation Engine☆96Updated 3 weeks ago
- ☆91Updated last week
- Administrative repository for the Attached Matrix Facility Task Group☆10Updated last year
- ☆87Updated 9 months ago
- GPTPU for SC 2021☆51Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆265Updated 5 months ago
- Topics in Machine Learning Accelerator Design☆70Updated 2 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆21Updated last month
- Fast and accurate DRAM power and energy estimation tool☆152Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆19Updated 6 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆86Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆101Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆108Updated 2 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year