Alternatives and similar repositories for cDNN

Users that are interested in cDNN are comparing it to the libraries listed below

• merledu / magma-si
  Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL
  ☆15Updated last year
• SameLight / ITRI-OpenDLA
  Express DLA implementation for FPGA, revised based on NVDLA.
  ☆11Updated 6 years ago
• Aquaticfuller / OpenExSys_NoC
  OpenExSys_NoC a mesh-based network on chip IP.
  ☆18Updated 2 years ago
• edwardclin2003 / LowPassFilterImageFPGA
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Updated 10 years ago
• cam-n / human-detection-hog-svm
  A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…
  ☆12Updated 2 years ago
• euske / nn1
  Convolutional Neural Network in C (for educational purposes)
  ☆30Updated 4 years ago
• pulp-platform / jtag_pulp
  ☆13Updated 2 years ago
• IronySuzumiya / NiuDianNao
  A simple cycle-accurate DaDianNao simulator
  ☆13Updated 6 years ago
• edwar-vhd / SFU-Piecewise-Polynomial-Approximation
  Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…
  ☆12Updated 2 months ago
• zhehaoxu / ai-talk
  关于深度学习算法、框架、编译器、加速器的一些理解
  ☆15Updated 3 years ago
• kimi-michael / Ring-NoC
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Updated 11 years ago
• ninfueng / high-level-synthesis-resources
  A collection of URLs related to High Level Synthesis (HLS).
  ☆13Updated 4 years ago
• pulp-platform / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆18Updated last month
• aditeyabaral / arithmetic-as-a-service
  Implementing arithmetic operations as a service because why not.
  ☆12Updated 4 years ago
• Purdue-SoCET / atalla
  Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.
  ☆21Updated this week
• lycfly / EasyNPU
  A small Neural Network Processor for Edge devices.
  ☆14Updated 3 years ago
• donlon / axi-dma-controller
  Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.
  ☆12Updated last year
• frobino / Nostrum-SystemC-simulator
  SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
  ☆14Updated 11 years ago
• liang-aquarius / ca_model
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆16Updated 6 years ago
• 91varunsharma / Multilevel-Cache-Simulator
  Implemented a two-level (L1 and L2) cache simulator in C++ with round robin eviction policy
  ☆10Updated 8 years ago
• alientek-fpga / fpga_cyclone4
  正点原子开拓者&新起点FPGA开发板例程
  ☆15Updated 6 years ago
• pulp-platform / pulp-dsp
  ☆35Updated 2 years ago
• aignacio / iir_filter
  IIR Lowpass Filter
  ☆14Updated 7 years ago
• hankshyu / RISC-V_MAC
  MAC system with IEEE754 compatibility
  ☆13Updated 2 years ago
• BCJuan / torch2cmsis
  Framework for automatically porting PyTorch neural networks to CMSIS-NN.
  ☆29Updated 4 years ago
• LCAI-TIHU / SW
  LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
  ☆23Updated 3 years ago
• openasic-org / xkDLA
  xkDLA：XinKai Deep Learning Accelerator (RTL)
  ☆39Updated last year
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆27Updated last week
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆33Updated last week
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆19Updated last year