Fast and Efficient Deep Learning Library in C
☆18Jun 3, 2022Updated 4 years ago
Alternatives and similar repositories for cDNN
Users that are interested in cDNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Mar 8, 2023Updated 3 years ago
- A blog for LLVM(v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM.☆13Jun 17, 2022Updated 4 years ago
- Performance comparison between small hand-written SVE kernels and compiler-generated ones.☆11Jun 17, 2022Updated 4 years ago
- Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…☆44Jun 6, 2021Updated 5 years ago
- A minimal and efficient Pytorch implementation of OpenAI's GPT (Generative Pretrained Transformer).☆19Jan 12, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A real-time streaming framework that utilizes neural network-based super-resolution to enhance live video quality☆15Jun 22, 2022Updated 4 years ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- ☆16Mar 5, 2023Updated 3 years ago
- 2020年互联网+方言转换☆14Nov 2, 2020Updated 6 years ago
- ☆17Nov 13, 2019Updated 6 years ago
- Mining Massive Data Sets, taught by Jure Leskovec☆15Aug 7, 2019Updated 7 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- A simple GUI to tie together FPGA synthesis, place and route, timing analysis, layout vs schematic and bitstreams☆22Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- 基于web日志的个性化推荐学习平台☆33Jul 5, 2018Updated 8 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 6 months ago
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- A simulator for the memory controller scheduler of a 12-core, 4.8 GHz processor using a DDR5 DIMM. It supports multiple DRAM scheduling a…☆14Dec 6, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 将图像数据从以太网传输到DDR3，再传输到HDMI进行显示的vivado例程☆11Feb 6, 2023Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆11Nov 11, 2025Updated 11 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- 街机精简合集☆17Jul 15, 2025Updated last year
- ☆13Jan 24, 2026Updated 9 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- npu☆13Sep 5, 2018Updated 8 years ago