Fast and Efficient Deep Learning Library in C
☆18Jun 3, 2022Updated 4 years ago
Alternatives and similar repositories for cDNN
Users that are interested in cDNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal and efficient Pytorch implementation of OpenAI's GPT (Generative Pretrained Transformer).☆18Jan 12, 2022Updated 4 years ago
- Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…☆41Jun 6, 2021Updated 5 years ago
- A blog for LLVM(v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM.☆13Jun 17, 2022Updated 4 years ago
- A real-time streaming framework that utilizes neural network-based super-resolution to enhance live video quality☆15Jun 22, 2022Updated 4 years ago
- The systems bred pastebin | Easiest pastebin of the west!☆12Jul 8, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆36Mar 8, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- ☆16Mar 5, 2023Updated 3 years ago
- 2020年互联网+方言转换☆14Nov 2, 2020Updated 5 years ago
- Mining Massive Data Sets, taught by Jure Leskovec☆14Aug 7, 2019Updated 6 years ago
- ☆17Nov 13, 2019Updated 6 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- 基于Landmark计算哈欠、眨眼、左顾右盼，来判定疲劳驾驶 、危险驾驶☆28Mar 18, 2019Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆22Jul 3, 2025Updated last year
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆153Jun 11, 2026Updated 3 weeks ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a RISC-V CPU in Verilog.☆17Jun 27, 2026Updated last week
- ☆35May 25, 2026Updated last month
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- 基于web日志的个性化推荐学习平台☆34Jul 5, 2018Updated 8 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jul 28, 2022Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- ☆11Dec 11, 2017Updated 8 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Emulating DMA Engines on GPUs for Performance and Portability☆43May 17, 2015Updated 11 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago