iVishalr / cDNN
Fast and Efficient Deep Learning Library in C
☆17Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for cDNN
- Compiler design project for UE19CS351 @ PES University - documentation and project outline☆10Updated 2 years ago
- Visual Studio Code Language support for bhailang☆15Updated 10 months ago
- ☆13Updated 3 years ago
- A version control system built using Python and DropBox API☆26Updated 2 years ago
- ☆21Updated 3 years ago
- My notes for CSE at PESU Bengaluru☆164Updated 2 weeks ago
- A repository containing the source codes for the Linear Algebra Assignment using SciLab given as a part of the Linear Algebra course (UE1…☆13Updated 4 years ago
- PESU Academy WhatsApp Bot for the PESsants and PESts of PES University☆10Updated 2 years ago
- ☆32Updated 2 years ago
- ☆15Updated last year
- Installing Hadoop and Spark on Linux for the Big Data course at PES University☆25Updated 2 years ago
- The systems bred pastebin | Easiest pastebin of the west!☆12Updated last year
- Implementation of the paper, MAPLE - MAsking words to generate blackout Poetry using sequence-to-sequence LEarning, ICNLSP 2021☆8Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆39Updated 3 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆10Updated 2 years ago
- A repository containing the source code and observations for the Computer Networks Laboratory course at PES University☆28Updated 3 years ago
- A simplified cache simulator for instructional purposes☆11Updated 3 years ago
- A customized RISCV core made using verilog☆19Updated 3 years ago
- A crawler to fetch and store housing rent data from various flat and flatmates groups on Facebook☆20Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated 5 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆13Updated 4 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- Image Signal Processing Assignments☆15Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- PESU Academy Discord Bot built for PESsants and PESts of PES University☆21Updated last year
- Verilog modules for beginners☆23Updated 2 years ago