iVishalr / cifar10-pytorch

Related projects ⓘ

Alternatives and complementary repositories for cifar10-pytorch

• SinghCoder / Icarus_Verilog
  This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
  ☆51Updated 2 years ago
• TheLeopardsH / RISC-V-5-stage-pipelined-in-verilog
  RISC-V-5 stage pipelined in verilog
  ☆11Updated 4 years ago
• CFI-Electronics-Club / TinkerCAD_Arduino
  TinkerCAD Resources for Freshies Orientation 2020
  ☆9Updated 3 years ago
• Rishabh-zhcet / 3DOF_RoboticArmFPGA
  This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…
  ☆16Updated 2 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆35Updated 5 years ago
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆11Updated 7 years ago
• EECS150 / fpga_labs_fa22
  ☆17Updated 2 years ago
• Angela-WangBo / Shenjing-RTL
  This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
  ☆16Updated 4 years ago
• snntorch / Spiking-Neural-Networks-Tutorials
  Interactive Tutorials on Training Spiking Neural Network With Backprop
  ☆29Updated 3 years ago
• ahirsharan / LSTM
  Single Long Short Term Memory (LSTM) cell : Verilog Implementation
  ☆29Updated 4 years ago
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆20Updated last year
• eva-cam / EvaCAM
  ☆9Updated 2 years ago
• cepdnaclk / e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs
  This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…
  ☆15Updated last year
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆52Updated 3 years ago
• djtfoo / lenet5-verilog
  A Verilog design of LeNet-5, a Convolutional Neural Network architecture
  ☆21Updated 4 years ago
• Kkalais / Hardware-Trojan-Detection
  Machine Learning Techniques for Hardware Trojan Detection
  ☆16Updated 4 years ago
• mit-emze / raella
  ☆9Updated last year
• brochz / riscv_151
  An implementation of RV32I based on EECS151
  ☆8Updated 9 months ago
• circuit-solver / circuit-solver.github.io
  This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!
  ☆11Updated last year
• neurosim / DNN_NeuroSim_V2.1
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆119Updated 8 months ago
• neurosim / DNN_NeuroSim_V1.3
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆64Updated 10 months ago
• bol-edu / 2022-fall-ntu
  ☆25Updated last month
• bol-edu / course-lab_1
  Board: PYNQ-Z2, Vitis version: 2022.1
  ☆16Updated 2 months ago
• skycrapers / AM-Lib
  ☆19Updated last year
• Intelligent-Computing-Lab-Yale / SpikeSim
  ☆31Updated 10 months ago
• Johnny-Zou / FPGA-Mnist
  Hand written number classification done in hardware (De1-SoC board) using neural networks
  ☆24Updated 6 years ago
• Spiritator / FPGA_LeNet5_ws_8x8
  FPGA implement of 8x8 weight stationary systolic array DNN accelerator
  ☆10Updated 3 years ago
• sadrasabouri / CORDIC
  Implementation of CORDIC Algorithms Using Verilog
  ☆19Updated 3 years ago