Alternatives and similar repositories for assembly-ARM-tutorial

Users that are interested in assembly-ARM-tutorial are comparing it to the libraries listed below

• Toodyao / 8086-CPU
  A simple 8086-CPU simulator using Verilog and Quartus II
  ☆10Updated 7 years ago
• arceos-org / arceos-staging
  An experimental modular OS written in Rust.
  ☆12Updated last year
• HammerSecurity-Lab / FortifyPatch
  FortifyPatch: Towards Tamper-resistant Live Patching in Linux-based Hypervisor.
  ☆17Updated 2 months ago
• ucb-ee290c / sp21-aes-rocc-accel
  AES RoCC Accelerator
  ☆10Updated 4 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Updated this week
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated last year
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆43Updated 3 years ago
• Compass-All / Raft
  Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
  ☆11Updated 2 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated last year
• rcore-os / rcore-user
  User programs for rCore OS
  ☆19Updated 3 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆20Updated last year
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated last month
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆43Updated 3 weeks ago
• rust-vmm / vm-fdt
  ☆19Updated last year
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 8 months ago
• nkicsl / SmartZone
  ☆10Updated last year
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Updated 3 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated 2 years ago
• zhangxin00 / thermalscope
  Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts"…
  ☆13Updated last year
• hky1999 / Unishyper
  A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.
  ☆11Updated last year
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated last year
• XUANTIE-RV / zero_stage_boot
  ☆16Updated 2 weeks ago
• miaochenlu / arch_sec_papers
  ☆16Updated 9 months ago
• skudlur / RISCulator
  RISCulator is a RISC-V emulator.
  ☆12Updated 2 years ago
• Gallium70 / rv-n-ext-impl
  ☆12Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• equation314 / nimbos
  An experimental RTOS written in Rust.
  ☆38Updated 3 years ago
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆20Updated last week
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆21Updated 3 years ago