Alternatives and similar repositories for vhde:

Users that are interested in vhde are comparing it to the libraries listed below

• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 8 years ago
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 4 years ago
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆18Updated 3 years ago
• pabennett / chiptools
  ChipTools is a utility to automate FPGA build and verification
  ☆24Updated 3 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• timvideos / HDMI2USB-fx2-firmware
  HDMI2USB firmware for the Cypress FX2 found on the Digilent Atlys and Numato Opsis boards.
  ☆24Updated 5 years ago
• JohnDMcMaster / xilinx-usb-driver
  Mirror of git://git.zerfleddert.de/usb-driver
  ☆19Updated 11 years ago
• missinglinkelectronics / libuio
  UserspaceIO helper library
  ☆31Updated last year
• newaetech / naeusb
  USB library for ChipWhisperer devices
  ☆15Updated 6 months ago
• wkoszek / libxbf
  Xilinx Bitstream Format Library. Easily read .bit files from C programs.
  ☆13Updated 9 years ago
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆12Updated 5 years ago
• ClusterM / clujtag-client
  Client for JTAG programmer for AVR microcontrollers
  ☆14Updated last year
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• antmicro / ecp5-dc-scm
  Experimental Lattice ECP5-driven Data Center Security Communication Module
  ☆21Updated 8 months ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆20Updated 7 years ago
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆29Updated 4 years ago
• EvgenyMuryshkin / qusoc
  QuSoC demo projects and template
  ☆22Updated 9 months ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 3 months ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆32Updated 11 months ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆57Updated last month
• russdill / pybis
  Python based IBIS parser
  ☆21Updated 2 months ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 2 years ago
• MorgothCreator / VerilogUtilIP
  Here is a bunch of util IPs
  ☆10Updated 6 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆16Updated 8 years ago
• ZipCPU / rtcclock
  A Real Time Clock core for FPGA's
  ☆23Updated last year
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated 2 years ago