Alternatives and similar repositories for vhde:

Users that are interested in vhde are comparing it to the libraries listed below

• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 4 months ago
• pabennett / chiptools
  ChipTools is a utility to automate FPGA build and verification
  ☆24Updated 3 years ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• antmicro / ecp5-dc-scm
  Experimental Lattice ECP5-driven Data Center Security Communication Module
  ☆21Updated 9 months ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆21Updated 7 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆29Updated 4 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• hdl-util / mipi-ccs
  Control a MIPI Camera over I2C
  ☆21Updated 4 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated 7 months ago
• missinglinkelectronics / libuio
  UserspaceIO helper library
  ☆31Updated last year
• ClusterM / clujtag-client
  Client for JTAG programmer for AVR microcontrollers
  ☆15Updated last year
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 5 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆12Updated 5 years ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• tongchen126 / fpga_pcie_ethernet
  ☆15Updated 3 years ago
• MorgothCreator / VerilogUtilIP
  Here is a bunch of util IPs
  ☆10Updated 6 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆16Updated 8 years ago
• Werni2A / CadenceOSHW
  Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products
  ☆11Updated 2 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆22Updated last year
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆42Updated this week
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆32Updated 2 weeks ago
• timvideos / HDMI2USB-fx2-firmware
  HDMI2USB firmware for the Cypress FX2 found on the Digilent Atlys and Numato Opsis boards.
  ☆24Updated 5 years ago
• ZipCPU / videozip
  A ZipCPU SoC for the Nexys Video board supporting video functionality
  ☆17Updated 5 months ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• eerimoq / pictools
  Microchip PIC tools for software developers.
  ☆14Updated 6 years ago