Alternatives and similar repositories for UndergraduateCeidProjects

Users that are interested in UndergraduateCeidProjects are comparing it to the libraries listed below

• Thinklab-SJTU / EDA-AI
  Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.
  ☆265Updated 2 weeks ago
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆118Updated 2 years ago
• sudharsan2000 / analog-NN
  Training Neural Networks using Analog circuits
  ☆23Updated 4 years ago
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆456Updated 10 months ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆354Updated last month
• NVlabs / AutoDMP
  ☆147Updated 2 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆206Updated this week
• siliscale / Tiny-Vedas
  A highly-configurable RISC-V Core
  ☆24Updated last month
• codezonediitj / BNN
  Deep Learning Framework with a specialisation aimed for Binarized Neural Networks.
  ☆10Updated 3 years ago
• iVishalr / cifar10-pytorch
  PyTorch Tutorial to train ConvNets for Image Classification.
  ☆10Updated 4 years ago
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆275Updated 3 months ago
• Felix-Petersen / difflogic
  A Library for Differentiable Logic Gate Networks
  ☆715Updated last year
• kostis / ntua_compilers
  Programs and utilities for the Compilers course at NTUA
  ☆18Updated last week
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆855Updated this week
• sin-x / HackerRank-FPGA-Interview
  HackerRank test solutions for FPGA engineer interview at Optiver
  ☆10Updated 5 years ago
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,574Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆352Updated 6 months ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆57Updated 3 years ago
• hughbyrne10 / 100daysofRTL
  100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…
  ☆27Updated 2 years ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,549Updated last month
• chrisneuf / Deep-Neural-Network-Hardware-Accelerator
  My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
  ☆26Updated 6 years ago
• tomas-fryza / vhdl-labs
  VHDL course at Brno University of Technology
  ☆113Updated 3 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆226Updated 4 months ago
• pulp-platform / quantlib
  A library to train and deploy quantised Deep Neural Networks
  ☆25Updated 7 months ago
• coreylammie / MemTorch
  A Simulation Framework for Memristive Deep Learning Systems
  ☆159Updated last year
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆38Updated 6 years ago
• kirbyydoge / kasirga_2023
  Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
  ☆12Updated 2 years ago
• open-neuromorphic / fpga-snntorch
  Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.
  ☆50Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆15Updated 2 years ago
• SMKIDRaadet / dtu-course-analyzer
  DTU Course Analyzer
  ☆63Updated 6 months ago