Building a Retrieval-Augmented Generation (RAG) System for Academic Papers
☆18May 9, 2024Updated 2 years ago
Alternatives and similar repositories for RAG_for_papers
Users that are interested in RAG_for_papers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Jul 25, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆17Mar 23, 2026Updated 6 months ago
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17May 14, 2020Updated 6 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated last year
- ☆17Mar 9, 2026Updated 7 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- ☆13Mar 7, 2024Updated 2 years ago
- ☆17Apr 19, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆17May 14, 2026Updated 4 months ago
- Convergent Cross-Mapping☆22Jun 23, 2018Updated 8 years ago
- Hack@DAC 2021☆20Jul 24, 2024Updated 2 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆19Nov 1, 2025Updated 11 months ago
- ☆27Jun 27, 2024Updated 2 years ago
- Ring Oscillator Physically Unclonable Funtion☆29Sep 9, 2021Updated 5 years ago
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆29Mar 8, 2026Updated 7 months ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 6 years ago
- ☆36Apr 22, 2026Updated 5 months ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆28Updated this week
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆61Oct 2, 2026Updated last week
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆28Updated this week
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆32Oct 3, 2022Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- Lightweight Llama 3 8B Inference Engine in CUDA C☆52Mar 21, 2025Updated last year
- ☆32Nov 8, 2025Updated 11 months ago
- Quantum Gate Language (QGL) is a domain specific language embedded in python for specifying quantum gate sequences.☆33May 21, 2026Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago