trialley / loongson_MIPS_demo
龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码
☆13Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for loongson_MIPS_demo
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆137Updated 3 years ago
- ☆33Updated 5 years ago
- Port XV6 to K210 board!☆131Updated 3 years ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆19Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- Optimizing compiler for SysY (C subset)☆39Updated 7 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 4 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆14Updated 2 years ago
- RISC-V Proxy Kernel for Education☆28Updated 11 months ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆55Updated last year
- Undergraduate 2017-2021☆12Updated 3 years ago
- ☆50Updated 4 years ago
- 组成原理课程实验：MIPS 流水线CPU，实现36条指令，转发，冒险检测☆12Updated 5 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 5 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆29Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 2 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago
- Documentation for Digital Design course☆19Updated 4 months ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆15Updated last year