trialley / loongson_MIPS_demo
龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码
☆13Updated 5 years ago
Related projects: ⓘ
- ☆48Updated 4 years ago
- ☆32Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆35Updated 4 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 2 months ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆33Updated 2 years ago
- 高级计算机体系结构2020，吴俊敏老师，中科大研究生课程☆55Updated 7 months ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆136Updated 3 years ago
- 《自己动手写CPU》一书附带的文件☆70Updated 6 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 5 years ago
- Chongqing University 2020 NSCSCC☆28Updated 3 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆46Updated 3 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆60Updated 4 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆18Updated 4 years ago
- MIPS CPU☆14Updated 3 years ago
- 组成原理课程实验：MIPS 流水线CPU，实现36条指令，转发，冒险检测☆12Updated 5 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆186Updated 2 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆75Updated 2 months ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆109Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆125Updated 4 years ago
- Naïve MIPS32 SoC implementation☆112Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆65Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆120Updated 2 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆14Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- Optimizing compiler for SysY (C subset)☆39Updated 5 months ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆54Updated last year