niyeradori / QuickSmith-Web

Related projects: ⓘ

• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆22Updated 2 years ago
• emeb / rpi_rxadc
  An SDR for Raspberry Pi
  ☆34Updated 4 years ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆13Updated last year
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆38Updated 2 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆39Updated 7 months ago
• JQIamo / current-controller
  Ultra low-noise current controller for laser diodes
  ☆16Updated 5 years ago
• controlpaths / filterbuilder
  Filter builder tool
  ☆16Updated 2 years ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Updated last year
• russdill / pybis
  Python based IBIS parser
  ☆19Updated 2 years ago
• Victoromoniyi / gr-litex
  LiteX Accelerator Block for GNU Radio
  ☆24Updated 2 years ago
• devbisme / pygmyhdl
  MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
  ☆19Updated last year
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆48Updated 2 months ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆26Updated 3 years ago
• yrrapt / amsat_txrx_ic
  An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)
  ☆69Updated 2 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆17Updated 9 months ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆34Updated 5 years ago
• tedyapo / maxima-circuits
  Maxima functions for circuit calculations
  ☆22Updated 4 years ago
• thliebig / CTB
  Circuit Toolbox for Matlab/Octave
  ☆15Updated 9 years ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆21Updated 3 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 8 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆27Updated 3 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆15Updated 3 years ago
• erainstruments / erasynth-docs
  ERASynth Documentation
  ☆17Updated 4 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆20Updated 2 weeks ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 2 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆36Updated last year
• BerkeleyLab / Marble
  Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.
  ☆22Updated 5 months ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆21Updated 8 months ago