nicolacimmino / TRNGLinks
A True Random Number Generator for a client wishing to explore the feasibility of a hardware cryptographic device.
☆19Updated 3 years ago
Alternatives and similar repositories for TRNG
Users that are interested in TRNG are comparing it to the libraries listed below
Sorting:
- The J1 CPU☆171Updated 5 years ago
- Forth for the J1-CPU☆18Updated 8 years ago
- 32-bit RISC-V Forth for microcontrollers☆86Updated 9 months ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 9 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 6 months ago
- CCPU for GA144☆23Updated 7 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆56Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- eForth for the j1 simulator and actual J1 FPGAs☆38Updated 10 years ago
- Python based tool chain for the GA144 multi-computer chip☆23Updated 2 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆36Updated 7 years ago
- a small (~140 line) and portable 6502 emulator demo.☆17Updated 3 years ago
- FuckBench (FB) is a set of development tools to compile several languages to BrainFuck.☆12Updated 4 years ago
- Forth for the 8051☆33Updated 7 years ago
- What's the simplest CPU you can build?☆35Updated 11 years ago
- Kakao Linux☆38Updated 6 months ago
- General Purpose 8 Qubit Optical Quantum Computer☆96Updated 3 years ago
- Moxie-compatible core repository☆47Updated 4 months ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.☆31Updated last year
- Mecrisp stellaris fork☆49Updated this week
- Bare-metal Forth implementation for RISC-V☆59Updated last year
- Binary Lambda Calculus evaluation engine written in Malbolge.☆17Updated 3 years ago
- Assembler for a 1 bit processor made around a ROM chip☆39Updated last year
- A Lisp compiler to RISC-V machine code written in Lisp☆32Updated last year
- PDP-11/70 CPU core and SoC☆141Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- ☆13Updated 2 weeks ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆69Updated 2 years ago