nicolacimmino / TRNGLinks
A True Random Number Generator for a client wishing to explore the feasibility of a hardware cryptographic device.
☆19Updated 2 years ago
Alternatives and similar repositories for TRNG
Users that are interested in TRNG are comparing it to the libraries listed below
Sorting:
- Forth for the J1-CPU☆19Updated 8 years ago
- 32-bit RISC-V Forth for microcontrollers☆77Updated 5 months ago
- Assembler for a 1 bit processor made around a ROM chip☆38Updated last year
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆33Updated 6 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago
- The J1 CPU☆169Updated 4 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated last month
- CCPU for GA144☆23Updated 7 years ago
- Python based tool chain for the GA144 multi-computer chip☆20Updated last year
- Kakao Linux☆36Updated last month
- Forth for the 8051☆32Updated 7 years ago
- Forth for RISC-V SBCs☆32Updated 2 weeks ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- Mecrisp stellaris fork☆48Updated 6 months ago
- Bare-metal Forth implementation for RISC-V☆54Updated last year
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆68Updated last year
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆58Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Simple 6502 system on a ULX3S FPGA board☆17Updated 5 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆11Updated 3 years ago
- PDP-11/70 CPU core and SoC☆123Updated last year
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- ☆96Updated 4 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- A version of the Lisp programming language for RISC-V based boards.☆29Updated 6 months ago
- VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board☆13Updated 8 years ago