Mellanox / hw_offload_api_examples
Examples of usage for Mellanox HW offloads
☆17Updated 3 years ago
Alternatives and similar repositories for hw_offload_api_examples:
Users that are interested in hw_offload_api_examples are comparing it to the libraries listed below
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆30Updated 6 years ago
- ☆41Updated 7 months ago
- ☆15Updated last year
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆15Updated 3 years ago
- Benchmark Suite for RDMA Performance Isolation☆37Updated last year
- NetLock: Fast, Centralized Lock Management Using Programmable Switches☆30Updated 4 years ago
- ☆47Updated 4 months ago
- SocksDirect code repository☆19Updated 2 years ago
- Cheetah is a system that optimizes queries using programmable switches.☆19Updated 4 years ago
- ☆20Updated 7 years ago
- Benchmark Test Suite for RDMA Networks☆53Updated last year
- Sources and examples for ASPLOS20 paper☆14Updated 4 years ago
- NTSocks: An ultra-low latency and compatible PCIe interconnect for rack-scale disaggregation.☆37Updated 7 months ago
- ☆62Updated 3 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- A hybrid I/O virtualization framework for RDMA-capable network interfaces☆34Updated 7 years ago
- DPU-Powered File System Virtualization over virtio-fs☆66Updated last year
- Implementation of Stateless and Stateful Cheetah with TCP timestamps for the Tofino P4 target☆19Updated 3 years ago
- Arbitrary offloads for RDMA NICs☆87Updated 2 years ago
- ☆65Updated 7 years ago
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆22Updated 4 years ago
- A user-level TCP/IP stack with NIC offload of stateful TCP operations☆70Updated 4 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆67Updated 2 years ago
- ☆15Updated 6 years ago
- A Network Function (NF) that re-orders packets per flow by buffering packets for a given time.☆23Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Mellanox libibverbs☆60Updated 5 years ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆90Updated 3 years ago
- ☆23Updated 2 years ago