Geontech / vrtgenLinks
☆14Updated last year
Alternatives and similar repositories for vrtgen
Users that are interested in vrtgen are comparing it to the libraries listed below
Sorting:
- Virtual Radio Transport (VRT) (VITA-49)☆31Updated 12 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆222Updated 9 months ago
- LimeSDR with Matlab☆11Updated 6 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆331Updated 2 months ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago
- DVB-S2 Receiver Extensions for GNU Radio☆124Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆112Updated last week
- RTL implementation of components for DVB-S2☆131Updated 2 years ago
- IIO blocks for GNU Radio☆105Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆248Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆74Updated 3 years ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆210Updated this week
- ☆23Updated 4 months ago
- Example applications for UHD/RFNoC☆19Updated 3 years ago
- The USRP™ Hardware Driver FPGA Repository☆295Updated 4 years ago
- The Signal Metadata Format Specification☆431Updated 3 weeks ago
- 10 GHz Phased Array beamforming labs☆151Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Updated last year
- Small scripts and examples to make interacting with the PlutoSDR easier☆102Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- Playing with Low-density parity-check codes☆99Updated 2 years ago
- Packet modem for GNU Radio 4.0☆19Updated last year
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆99Updated last week
- Prototype implementations for a more compile-time efficient flowgraph API☆82Updated this week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year