liucoer / GraduationProject-PulseMonitoringSystem
一种基于柔性可穿戴传感器的脉搏监测系统。 采用 STM32F402RCT6 微控制器，实现了可穿戴的脉搏监测硬件系统。采用 Qt 框架开发了一款具有脉搏信号预处理、脉搏频率特征分析、脉搏波形显示等功能的脉搏监测上位机软件系统。
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for GraduationProject-PulseMonitoringSystem
- 位宽和深度可定制的异步FIFO☆12Updated 5 months ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Updated 5 years ago
- FIR，FFT based on Verilog☆13Updated 6 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆23Updated 10 months ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- ☆14Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- 电子设计竞赛☆12Updated 2 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 6 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆14Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆9Updated last year
- ☆18Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- Testbenches for HDL projects☆11Updated this week
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- 使用verilog编写sdram控制器☆10Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆16Updated 2 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆11Updated 5 years ago
- ☆13Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- 启明欣欣的STM32F407板子，我编写的代码框架，有多个不同的分支，包含23电赛H题代码、FFT计算、ADC、TIM、DMA配合采样、DAC-DMA输出、GUI等等☆18Updated last year
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆12Updated last year