kkudrolli / Team-SDK-545Links
An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.
☆10Updated 7 years ago
Alternatives and similar repositories for Team-SDK-545
Users that are interested in Team-SDK-545 are comparing it to the libraries listed below
Sorting:
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Pulp virtual platform☆24Updated 4 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 7 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Chisel HDL example applications☆30Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated last week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 11 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 4 months ago
- CNN accelerator☆27Updated 8 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Updated 3 years ago
- ☆110Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ☆15Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Updated 5 years ago
- The multi-core cluster of a PULP system.☆109Updated 3 weeks ago
- ☆35Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆143Updated 3 years ago
- A place to keep my synthesizable verilog examples.☆47Updated 7 months ago
- Architecting and Building High Speed SoCs, published by Packt☆29Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- ☆35Updated 2 years ago