intel / meta-de10-nano
☆41Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for meta-de10-nano
- ☆57Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆116Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- ☆48Updated 8 years ago
- Spen's Official OpenOCD Mirror☆48Updated 8 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆159Updated last year
- Test for video output using the ADV7513 chip on a de10 nano board☆49Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆140Updated 3 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- Open PicoBlaze Assembler☆60Updated last year
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆109Updated 2 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- Portable HyperRAM controller☆48Updated last month
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- xc3sprog is a suite of utilities for programming Xilinx FPGAs, CPLDs, and EEPROMs with the Xilinx Parallel Cable and other JTAG adapters …☆119Updated 9 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆46Updated this week
- ☆27Updated 5 years ago