Face Recognition using Python-Haar Cascade
☆18Dec 6, 2018Updated 7 years ago
Alternatives and similar repositories for python_face_reco
Users that are interested in python_face_reco are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Object detection using OpenCV Haar Feature-based Cascade Classifiers☆29Jul 24, 2014Updated 11 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated last week
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- ☆20Mar 25, 2024Updated 2 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Neural network/Haar cascade trained self-driving RC car using Raspberry Pi☆14Apr 7, 2019Updated 7 years ago
- Kalman Filter for fusion of wheel odometry, GPS location, and compass heading.☆13Jun 5, 2012Updated 13 years ago
- Processor CI project Website☆10Jul 1, 2025Updated 9 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- ROS driver for devices supporting the IEEE 1394 Digital Camera (IIDC) protocol.☆17Jan 6, 2021Updated 5 years ago
- ☆10Apr 10, 2019Updated 7 years ago
- A Train Test demo of maskrcnn_opencv☆12Jan 21, 2019Updated 7 years ago
- Dart framework for implementing Web servers☆11Nov 2, 2023Updated 2 years ago
- CarND Semantic Segmentation☆15Apr 1, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pixel wise segmentation of road lanes and cars on an image based on FCN☆13Jan 1, 2018Updated 8 years ago
- This project was done as part of a study of Machine Learning, Image Processing and Cybersecurity☆17Apr 9, 2019Updated 7 years ago
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- Bridging the Gap Between Anchor-based and Anchor-free Detection via Adaptive Training Sample Selection☆12Apr 20, 2020Updated 6 years ago
- 新型冠状病毒（2019-nCoV）肺炎（COVID-19）疫情展示☆13Feb 16, 2023Updated 3 years ago
- Image metadata library and tools☆14Dec 14, 2021Updated 4 years ago
- Arduino Controler for multiple I2C VL53L0 TOF range finder☆13Nov 7, 2017Updated 8 years ago
- Projeto open-source de end-device LoRaWAN com ESP32, sensor BMP180 e FreeRTOS☆20Jul 11, 2020Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated last month
- 计算机视觉opencv与TensorFlow学习☆13Mar 29, 2018Updated 8 years ago
- 对labelme网页版框选得到的xml文件处理得到VOC2007格式的所有数据，包括图片，xml文件及训练的txt文件☆16Aug 2, 2017Updated 8 years ago
- keras融合inception,vgg,residual_net做一个超快的迁移学习模型☆11Sep 6, 2018Updated 7 years ago
- Tensorflow implementation of InceptionV3-SSD☆17Jun 20, 2018Updated 7 years ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- ☆25May 26, 2022Updated 3 years ago
- Script to install pentest tools on Alpine Linux☆10Jul 3, 2015Updated 10 years ago
- ☆12May 7, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Feb 28, 2021Updated 5 years ago
- Human Face Detection based on AdaBoost☆11Nov 12, 2016Updated 9 years ago
- 🧪GPU accelerated falling sand sim in Zig☆16Dec 30, 2024Updated last year
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆22Mar 13, 2020Updated 6 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆30Apr 23, 2023Updated 3 years ago
- AR.Drone localization ROS library☆20Jan 22, 2014Updated 12 years ago