A basic SD Card SPI interface in VHDL, supports SD V1, V2 and SDHC
☆26Sep 29, 2014Updated 11 years ago
Alternatives and similar repositories for SimpleSDHC
Users that are interested in SimpleSDHC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Library of VHDL components that are useful in larger designs.☆244Oct 10, 2023Updated 2 years ago
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Real-time indoor positioning system using ESP32 & Qorvo DWM3000 UWB modules. Achieve centimeter-level precision tracking.☆30Dec 15, 2025Updated 4 months ago
- A minimal complexity fpga board☆13Jun 1, 2022Updated 3 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Sending raw data from the Digilent Arty FPGA board☆25Jun 8, 2016Updated 9 years ago
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- VUnit GitHub action☆19May 23, 2021Updated 4 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 4 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago
- FPGA-based ROM emulator dramatically speeds software development time on computers with ROM-based storage.☆16Dec 3, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Various tutorials for coding in 45gs02 on the Mega65☆12Dec 24, 2025Updated 4 months ago
- Write Interactive Fiction / text adventures with Inform6 for Psion & EPOC32 devices!☆13May 24, 2023Updated 2 years ago
- ☆14Feb 22, 2026Updated 2 months ago
- ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k☆14Oct 13, 2024Updated last year
- ☆12Feb 2, 2026Updated 3 months ago
- GEOS KERNAL v2.0 - commented source code for GEOS 2.0 C64 with cleanups and optimizations☆15Aug 9, 2016Updated 9 years ago
- OBJ/OMF, RDF/RDOFF investigation tool.☆15Oct 18, 2022Updated 3 years ago
- ☆16Jul 21, 2023Updated 2 years ago
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆14Jan 31, 2022Updated 4 years ago
- ☆18Aug 28, 2012Updated 13 years ago
- Sub 1GHz IoT Transceiver☆13Apr 14, 2020Updated 6 years ago
- ☆21Mar 25, 2024Updated 2 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆15Sep 5, 2023Updated 2 years ago
- A collection of my FPGA projects and experiments.☆13May 3, 2022Updated 4 years ago
- A place for some of my old Psion code in the hope that the clamtop tiny computer format makes a comeback☆16Apr 12, 2026Updated 3 weeks ago
- Linux kernel source tree☆11Mar 19, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Haskell binding for Menoh DNN inference library☆12Nov 30, 2018Updated 7 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- Command-line tool for extracting assets from Wolfenstein 3D for PC☆17May 20, 2019Updated 6 years ago
- A Clojure library for writing difference equations☆13Jul 15, 2017Updated 8 years ago
- RC7 Scripts for Roblox.☆23Dec 17, 2016Updated 9 years ago
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year