留园 禁忌书屋 文章下载器
☆40Mar 19, 2024Updated 2 years ago
Alternatives and similar repositories for cool18
Users that are interested in cool18 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 7, 2026Updated 3 weeks ago
- Efficient and stable Determinant Quantum Monte Carlo simulations in Python☆11Feb 23, 2026Updated 2 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Examples illustrating usage of the rocBLAS library☆17Aug 12, 2024Updated last year
- 用于将EPUB格式的漫画，转换为可以在iReader阅读器上完全全屏显示的格式，还可以对EPUB小说进行简繁互转、引号转换等等☆17May 25, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A tutorial on the linear scaling quantum transport methods using Jupyter (with Python3)☆14Mar 17, 2019Updated 7 years ago
- SpMV using CUDA☆20Mar 5, 2018Updated 8 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Determinant quantum Monte Carlo code for simulating an antiferromagnetic quantum critical metal☆22Dec 9, 2020Updated 5 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- delphi7-lite 单文件版本☆12Jun 22, 2020Updated 5 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Jan 15, 2023Updated 3 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- petiger的版本发布☆11Dec 3, 2020Updated 5 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆15Sep 5, 2023Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Oct 18, 2024Updated last year
- FPGA for uSDR☆21Apr 18, 2026Updated last week
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Hackintosh opencore configurations drivers and patches on this Hasee model☆26Apr 11, 2026Updated 2 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- ☆13Feb 23, 2026Updated 2 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- C#版本的word,excel操作程序☆11Dec 4, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Apr 20, 2026Updated last week
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago