Alternatives and similar repositories for monocle-fpga

Users that are interested in monocle-fpga are comparing it to the libraries listed below

• brilliantlabsAR / monocle-micropython
  Micropython ported to the Monocle
  ☆232Updated last year
• hacker-fab / gitbook
  ☆64Updated last month
• Alanma23 / tinytinyTPU-co
  ☆158Updated 3 weeks ago
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆208Updated 3 months ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆63Updated 2 months ago
• rgerganov / ggtag
  programmable e-paper tag with RFID
  ☆330Updated last year
• signaloid / C0-microSD-Hardware
  Verilog design examples for use with the Signaloid C0-microSD
  ☆54Updated 2 months ago
• Blinkinlabs / circuitpainter
  Create PCBs using a simplfiied graphics language
  ☆106Updated 7 months ago
• jboirazian / LuneForge
  Open-Source Software for Designing 3D-Printable Luneburg Lenses for RF Applications
  ☆75Updated 10 months ago
• siliconwitchery / web-bluetooth-repl
  Web Bluetooth based MicroPython REPL
  ☆35Updated 2 years ago
• toddmaustin / mojo-v
  Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on…
  ☆127Updated last month
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆175Updated 11 months ago
• moonshine-ai / ai_in_a_box
  Open source repo for AI in a Box.
  ☆71Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆75Updated last week
• turingmotors / swan
  This project aims to enable language model inference on FPGAs, supporting AI applications in edge devices and environments with limited r…
  ☆170Updated last year
• shraiwi / simd-fast-esp32s3
  An implementation of the FAST feature detector that utilizes the ESP32-S3's SIMD instructions.
  ☆47Updated last year
• TinyTapeout / ttihp-verilog-template
  Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects
  ☆26Updated last month
• mbird1258 / Drone-relative-positioning
  ☆19Updated last year
• emsec / ChipSuite
  ☆60Updated 2 years ago
• JITx-Inc / open-components-database
  JITX Open Components Database
  ☆66Updated this week
• moonshine-ai / qc_npu_benchmark
  Code sample showing how to run and benchmark models on Qualcomm's Window PCs
  ☆104Updated last year
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆193Updated 4 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆125Updated 3 months ago
• brilliantlabsAR / docs
  Technical documentation source pages for all Brilliant products. Check out the live documentation site here:
  ☆57Updated 5 months ago
• thejackal360 / OpenSPICE
  Simulate electronic circuit using Python and the Ngspice / Xyce simulators
  ☆157Updated 2 years ago
• brilliantlabsAR / frame-codebase
  The complete codebase for Frame
  ☆429Updated 3 months ago
• mitxela / badge
  ☆86Updated last year
• brilliantlabsAR / frame-utilities-for-python
  Useful Python utilities for Frame! Available on pip
  ☆48Updated last year
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆56Updated last week