Alternatives and similar repositories for nand2tetris:

Users that are interested in nand2tetris are comparing it to the libraries listed below

• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 5 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 4 years ago
• ammubhave / 6.823-lab
  6.823 Advanced Computer Architecture Lab
  ☆13Updated 8 years ago
• 61c-teach / sp22-lab-starter
  ☆14Updated 3 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆217Updated 3 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆139Updated 8 months ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆14Updated 2 years ago
• OSH-2020 / OSH-2020.github.io
  课程主页
  ☆32Updated 4 years ago
• xuzheng465 / Stanford_CS110
  Stanford CS110: Principle of Computer Systems materials
  ☆46Updated 3 months ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated last week
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆183Updated last year
• plctlab / plct-spike
  Spike, a RISC-V ISA Simulator
  ☆9Updated last year
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆89Updated 7 years ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆81Updated 11 months ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 7 months ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆68Updated 3 years ago
• WilliamX1 / tiger-compiler
  tiger compiler reference to Modern Compiler Implementation in C (Tiger Book).
  ☆48Updated 3 years ago
• xiaoweiChen / LLVM-Techniques-Tips-and-Best-Practies
  《LLVM Techniques, Tips, and Best Practices》的非专业个人翻译
  ☆129Updated 3 years ago
• huangrt01 / TCP-Lab
  Stanford computer networking lab, an elegant TCP/IP implementation
  ☆129Updated last year
• CS144 / cs144.github.io
  CS144 website
  ☆3Updated last month
• Lingcc / LingccBlogRepo
  Lingcc Blog repository
  ☆32Updated 9 years ago
• xiaoyubai / cs110
  assignments
  ☆17Updated 2 years ago
• zhengzangw / NJUOS2018-zzw
  NJU OS Experiments, including 6 mini labs and a realization of operating system
  ☆17Updated 5 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 2 years ago
• RiversJin / ToyOS
  A simple SMP OS on ARMv8a
  ☆23Updated 2 years ago
• pengwubj / CS110
  Principles of Computer Systems
  ☆54Updated 7 years ago
• rhysd / toy-riscv-backend
  Toy RISC-V LLVM backend
  ☆25Updated 2 years ago
• iiicp / subc-llvm
  实现一个子集c编译器，后端基于llvm20
  ☆2Updated last month
• gatsbyd / mit_6.828_jos_2018
  mit 6.828 2018，JOS实现
  ☆82Updated 6 years ago