UMass-LIDS / Jedi
JEDI: model-driven trace generation for cache simulations
☆13Updated 8 months ago
Alternatives and similar repositories for Jedi
Users that are interested in Jedi are comparing it to the libraries listed below
Sorting:
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆19Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆27Updated last year
- This is the implementation repository of our SOSP'24 paper: Aceso: Achieving Efficient Fault Tolerance in Memory-Disaggregated Key-Value …☆19Updated 6 months ago
- Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).☆25Updated last year
- ☆13Updated 3 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆18Updated last year
- TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]☆42Updated 6 months ago
- The Artifact Evaluation Version of SOSP Paper #19☆46Updated 8 months ago
- Source code for "DiLOS: Do Not Trade Compatibility for Performance in Memory Disaggregation (EuroSys'23)"☆18Updated 2 years ago
- ☆11Updated 3 years ago
- This is the source code for our (Tobias Ziegler, Jacob Nelson-Slivon, Carsten Binnig and Viktor Leis) published paper at SIGMOD’23: Desig…☆26Updated 7 months ago
- source code for Deft paper☆16Updated 3 weeks ago
- Nap - NUMA-Aware Persistent Indexes☆41Updated 3 years ago
- ☆25Updated 3 years ago
- ☆26Updated 3 years ago
- Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory☆38Updated 2 years ago
- This is the implementation repository of our FAST'23 paper: FUSEE: A Fully Memory-Disaggregated Key-Value Store.☆57Updated 2 years ago
- This is the implementation repository of our OSDI'23 paper: SMART: A High-Performance Adaptive Radix Tree for Disaggregated Memory.☆61Updated 6 months ago
- This repository contains the source code for our ACM SIGMOD '21 paper (Maximizing Persistent Memory Bandwidth Utilization for OLAP Worklo…☆21Updated 2 years ago
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆21Updated 2 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- Simulation code for the LHD cache replacement policy as published in NSDI 2018.☆24Updated 6 years ago
- Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony☆34Updated 11 months ago
- CoRM: Compactable Remote Memory over RDMA☆20Updated 3 years ago
- ☆35Updated 2 years ago
- A high-performance file system for multicore CPUs and flash storage☆32Updated 2 years ago
- A Progam-Behavior-Guided Far Memory System☆35Updated last year
- Tiered Memory Management: Access Latency is the Key!☆50Updated last month
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆24Updated last year
- MIND: In-Network Memory Management for Disaggregated Data Centers☆42Updated 3 years ago