Alternatives and similar repositories for blocked_samples

Users that are interested in blocked_samples are comparing it to the libraries listed below

• Sys-KU / AutoTiering
  [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆45Updated 3 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• cosmoss-jigu / memtis
  Tiered memory management
  ☆74Updated 8 months ago
• platformxlab / G10
  ☆36Updated last year
• Compute-Express-Link / CXLPapers
  ☆103Updated last year
• spypaul / MQSim_CXL
  ☆70Updated last year
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆45Updated 5 months ago
• thustorage / TeRM
  TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]
  ☆42Updated 6 months ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆50Updated 2 months ago
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆46Updated 9 months ago
• clusterfarmem / cfm
  Cluster Far Mem, framework to execute single job and multi job experiments using fastswap
  ☆21Updated last year
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆14Updated 3 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆47Updated last year
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆34Updated 9 months ago
• Sys-KU / DSA-Linux
  ☆11Updated 5 months ago
• WangYaohuii / CXL-SSD-Sim
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆26Updated 4 months ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆71Updated last month
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆53Updated 2 years ago
• csl-iisc / GPM-ASPLOS22
  ☆33Updated 11 months ago
• CMU-SAFARI / Victima
  Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…
  ☆27Updated last year
• skhynix / hmsdk
  Heterogeneous Memory Software Development Kit
  ☆82Updated 4 months ago
• csl-iisc / Trident-MICRO21-artifact
  ☆10Updated last year
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆21Updated 2 years ago
• uclasystem / canvas
  Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory
  ☆38Updated 2 years ago
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆80Updated last year
• ece-fast-lab / ASPLOS-2025-M5
  This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …
  ☆12Updated last month
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆25Updated last year