PDZZXL / Awesome-LLM-Serving
Large Language Model (LLM) Serving Paper and Resource List
☆19Updated 6 months ago
Alternatives and similar repositories for Awesome-LLM-Serving:
Users that are interested in Awesome-LLM-Serving are comparing it to the libraries listed below
- ☆132Updated 9 months ago
- ☆100Updated 3 weeks ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆76Updated 9 months ago
- ☆11Updated 6 months ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆49Updated 10 months ago
- ☆62Updated 9 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆41Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆99Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated 3 weeks ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 11 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated last week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆26Updated 3 months ago
- OSDI 2023 Welder, deeplearning compiler☆19Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆44Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆16Updated 9 months ago
- LLM Inference analyzer for different hardware platforms☆55Updated last week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆58Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 3 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆25Updated last month
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆107Updated 2 years ago
- ☆93Updated last year
- Programming and Assignment Material for ECE 695☆15Updated 3 years ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆7Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆36Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆11Updated 4 months ago
- ☆27Updated 3 months ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆11Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated 3 weeks ago