Keras MNIST for Handwriting Detection
☆25Oct 12, 2020Updated 5 years ago
Alternatives and similar repositories for KerasMNIST
Users that are interested in KerasMNIST are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 用GIS分析土地公、釋迦牟尼、觀音菩薩、玄天上帝、媽祖及王爺／千歲的信仰熱區☆15Jan 6, 2023Updated 3 years ago
- A benchmark for C program verification☆17Feb 22, 2024Updated 2 years ago
- ☆17Jul 2, 2018Updated 7 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆19Jul 9, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- ☆27Aug 28, 2024Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12May 12, 2026Updated 3 weeks ago
- A fast alternative to the standard C/C++ pow() function. With adjustable accuracy-space tradeoff.☆14Jul 12, 2013Updated 12 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated last month
- 3-axis Accelerometer☆14Aug 20, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- ☆20Jan 8, 2021Updated 5 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16May 17, 2026Updated 3 weeks ago
- Artix7 SOM☆20Sep 9, 2024Updated last year
- Logistic regression FPGA core☆19Apr 7, 2021Updated 5 years ago
- SD card Bootloader for atmega processors☆27May 9, 2012Updated 14 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated 2 months ago
- Siemens PPD/SID206/SID803A engine control map detection software☆21Mar 11, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jul 3, 2024Updated last year
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- General Matrix Multiplication using NVIDIA Tensor Cores☆28Jan 25, 2025Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- Yii Based Mini CMS☆40Jun 11, 2014Updated 11 years ago
- Render a point cloud in real time from a cheap stereo camera stream using OpenGL and OpenCV. The point cloud rendering tries to imitate t…☆21Oct 14, 2020Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 7 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Sharing some notes about running Ubuntu 18.04.1 on HP EliteBook 850 G5☆15Sep 28, 2018Updated 7 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 8 months ago
- A menagerie of things for using the Atmel AVR outside of the Arduino framework.☆19Sep 17, 2025Updated 8 months ago
- ☆16Jan 9, 2022Updated 4 years ago