BNL-Fermilab-RENEW / tutorials_2023Links
Brookhaven-Fermi Lab Summer Exchange Program AI/ML Tutorials
☆10Updated 2 years ago
Alternatives and similar repositories for tutorials_2023
Users that are interested in tutorials_2023 are comparing it to the libraries listed below
Sorting:
- desarrollo_web1☆10Updated 10 months ago
- This repo will contain updated resources for the Promineo Tech BE Coding Bootcamp.☆10Updated 2 years ago
- Coding sandbox for C and C++☆12Updated 4 months ago
- ☆11Updated 7 years ago
- Interactive roadmaps, guides and other educational content to help developers grow in their careers.☆337,428Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,973Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,091Updated 10 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,976Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,404Updated last week
- 💯 Curated coding interview preparation materials for busy software engineers☆130,470Updated last month
- A complete computer science study plan to become a software engineer.☆329,847Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- A collection of (mostly) technical things every software developer should know about☆90,263Updated this week
- Master programming by recreating your favorite technologies from scratch.☆422,129Updated 3 weeks ago
- Freely available programming books☆370,372Updated this week
- ☆21Updated 3 months ago
- Scala based HDL☆1,852Updated this week
- Digital Design with Chisel☆861Updated last week
- Learn how to design large-scale systems. Prep for the system design interview. Includes Anki flashcards.☆321,168Updated 4 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,632Updated last week
- ☆1,670Updated this week
- Rocket Chip Generator☆3,556Updated 3 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆747Updated last year
- chisel tutorial exercises and answers☆735Updated 3 years ago
- A template project for beginning new Chisel work☆662Updated this week
- educational microarchitectures for risc-v isa☆718Updated 3 weeks ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- The OpenPiton Platform☆730Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆747Updated last year