Alternatives and similar repositories for tutorials_2023:

Users that are interested in tutorials_2023 are comparing it to the libraries listed below

• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆984Updated 5 months ago
• promineotech / New-BackEnd-Resources
  This repo will contain updated resources for the Promineo Tech BE Coding Bootcamp.
  ☆10Updated 2 years ago
• winitzki / sofp
  A free book: "The Science of Functional Programming"
  ☆1,433Updated 2 weeks ago
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 5 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,422Updated 3 years ago
• vortexgpgpu / vortex
  ☆1,485Updated 2 weeks ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,692Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆997Updated 3 years ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,470Updated 2 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,103Updated 2 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,272Updated last year
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,739Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,031Updated this week
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,154Updated 7 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆526Updated 3 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆363Updated 8 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,520Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,822Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆936Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆872Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆571Updated 8 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆626Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,029Updated 7 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,762Updated 2 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆871Updated 4 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,470Updated 6 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,772Updated this week
• riscv-software-src / riscv-tests
  ☆982Updated last week
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆13Updated 3 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆615Updated 2 years ago