Alternatives and similar repositories for data-structures-and-algorithms

Users that are interested in data-structures-and-algorithms are comparing it to the libraries listed below

• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆3,204Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,928Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,999Updated last month
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,715Updated this week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆844Updated 5 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,485Updated last month
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆3,011Updated last week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,633Updated 4 years ago
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆3,386Updated 2 months ago
• riscv / learn
  Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
  ☆1,394Updated 3 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,974Updated last week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,676Updated 3 weeks ago
• dwelch67 / raspberrypi
  Raspberry Pi ARM based bare metal examples
  ☆2,785Updated 2 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,791Updated this week
• macformula / racecar
  Monorepo for all firmware running on our custom ECUs.
  ☆13Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,446Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,176Updated 4 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,067Updated 2 weeks ago
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,868Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,751Updated last week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,497Updated last year
• srnvl / Embedded_SWE_Prep
  List of commonly asked questions for Embedded SW Engineering interviews.
  ☆80Updated 2 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,174Updated 3 years ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆646Updated last year
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,047Updated 3 weeks ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆948Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,133Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,261Updated this week