ARM-software / TZ-TRNGLinks
TrustZone True Number Generator
☆40Updated 3 years ago
Alternatives and similar repositories for TZ-TRNG
Users that are interested in TZ-TRNG are comparing it to the libraries listed below
Sorting:
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- Demo host and enclave applications exercising most functionality.☆31Updated 2 years ago
- Keystone security monitor library for opensbi (Discountinued after monorepo-izing)☆13Updated 2 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆60Updated 4 months ago
- Tests for verifying implementations of TBSA-v8M and the PSA Certified APIs☆69Updated 3 weeks ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 8 months ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆22Updated 2 years ago
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- RISC-V Security HC admin repo☆18Updated 8 months ago
- Formally-verified reference monitor for a secure isolated execution ("enclave") environment on ARM TrustZone☆104Updated 3 years ago
- ☆38Updated 3 years ago
- This is the main repo for Penglai.☆72Updated last year
- CoreSight trace stream decoder developed openly☆168Updated 2 months ago
- Risc-V hypervisor for TEE development☆122Updated 3 months ago
- ☆24Updated 11 months ago
- Device trees used by QEMU to describe the hardware☆52Updated 3 weeks ago
- Test suite☆84Updated 2 months ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- Makefiles to use OP-TEE on various platforms☆119Updated last week
- Rocket Chip Generator☆12Updated 4 years ago
- LTZVisor: a Lightweight TrustZone-assisted Hypervisor☆81Updated 7 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆76Updated 2 weeks ago
- Simple machine mode program to probe RISC-V control and status registers☆125Updated 2 years ago
- embedded-iot_profile☆105Updated 4 years ago
- This git contains the official documentation for the OP-TEE project☆65Updated last week
- Containing dozens of real-world and synthetic tests, CoreMark ®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆206Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated this week
- C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…☆19Updated 6 months ago
- TACLe Benchmarks☆50Updated 10 months ago