ARM-software / TZ-TRNGLinks
TrustZone True Number Generator
☆39Updated 3 years ago
Alternatives and similar repositories for TZ-TRNG
Users that are interested in TZ-TRNG are comparing it to the libraries listed below
Sorting:
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- This git contains the official documentation for the OP-TEE project☆67Updated 3 weeks ago
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- Demo host and enclave applications exercising most functionality.☆31Updated 2 years ago
- Keystone security monitor library for opensbi (Discountinued after monorepo-izing)☆13Updated 3 years ago
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- Formally-verified reference monitor for a secure isolated execution ("enclave") environment on ARM TrustZone☆106Updated 3 years ago
- Tests for verifying implementations of TBSA-v8M and the PSA Certified APIs☆70Updated last month
- Makefiles to use OP-TEE on various platforms☆123Updated last week
- ☆23Updated 2 years ago
- LTZVisor: a Lightweight TrustZone-assisted Hypervisor☆81Updated 7 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆62Updated 6 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 11 months ago
- RISC-V Security HC admin repo☆18Updated 10 months ago
- ARM Enterprise: SBSA Architecture Compliance Suite☆90Updated 2 months ago
- Rocket Chip Generator☆13Updated 4 years ago
- Test suite☆85Updated this week
- OP-TEE Sample Applications☆196Updated 3 weeks ago
- This is the main repo for Penglai.☆72Updated 2 years ago
- ☆38Updated 3 years ago
- Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.☆277Updated 2 weeks ago
- TACLe Benchmarks☆53Updated 3 weeks ago
- Device trees used by QEMU to describe the hardware☆53Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆64Updated last week
- Simple machine mode program to probe RISC-V control and status registers☆126Updated 2 years ago
- CoreSight trace stream decoder developed openly☆176Updated 3 weeks ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆150Updated 3 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- ☆24Updated last month