Alternatives and similar repositories for vmlatency

Users that are interested in vmlatency are comparing it to the libraries listed below

• levex / kernel-qemu-pci
  Creating a custom PCI device in QEMU and a module for it in the Linux kernel.
  ☆96Updated 11 years ago
• CPU-Security / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆22Updated 2 years ago
• grandemk / qemu_devices
  PCI device for qemu with mmio, pio, dma
  ☆76Updated 9 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆30Updated 3 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆50Updated 6 years ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• cwfletcher / stt
  ☆34Updated 2 weeks ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆130Updated 3 years ago
• aakahlow / gem5Valid_Haswell
  ☆21Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• matthias-prangl / virtio-mini
  virtio example front-end and back-end
  ☆36Updated 6 years ago
• pierreay / reproduce-spectre-gem5
  Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"
  ☆18Updated 2 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆61Updated 5 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 5 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆60Updated 3 years ago
• peterhu / eBooks
  ☆28Updated 4 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last week
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 6 years ago
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 11 years ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆24Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 6 months ago
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 4 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆22Updated 4 years ago
• 0x161e-swei / covert-channel-101
  ☆13Updated 6 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 4 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆36Updated 2 years ago
• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆85Updated 2 years ago