yulyugin / vmlatencyLinks
Driver to measure vmlaunch latency
☆10Updated 3 years ago
Alternatives and similar repositories for vmlatency
Users that are interested in vmlatency are comparing it to the libraries listed below
Sorting:
- PCI device for qemu with mmio, pio, dma☆74Updated 8 years ago
- ☆18Updated 3 years ago
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆96Updated 11 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- A library for PCIe Transaction Layer☆60Updated 3 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 6 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆50Updated 6 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Updated 7 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- ☆35Updated 4 years ago
- C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…☆21Updated 7 months ago
- ☆28Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated last year
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆29Updated 3 years ago
- virtio example front-end and back-end☆35Updated 6 years ago
- CPU micro benchmarks☆65Updated last week
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- RISC-V Security Model☆33Updated last week
- PCIe Device Emulation in QEMU☆82Updated 2 years ago
- RISC-V Security HC admin repo☆18Updated 10 months ago
- Trigger the rowhammer bug on ARMv8☆34Updated 6 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆55Updated 9 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago