Alternatives and similar repositories for MaxSim:

Users that are interested in MaxSim are comparing it to the libraries listed below

• stanford-ppl / pir
  ☆15Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• stanford-ppl / hyperdsl
  ☆57Updated 7 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆76Updated 3 years ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆28Updated 4 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆19Updated 4 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆98Updated 5 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆17Updated 3 months ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆47Updated 3 years ago
• arodchen / MaxSim
  A simulation platform for managed applications based on Maxine VM and ZSim
  ☆27Updated 7 years ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆48Updated 7 years ago
• VeriScala / VeriScala
  ☆15Updated 7 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆22Updated 6 years ago
• insieme / insieme
  The Insieme Compiler and Runtime Infrastructure
  ☆33Updated 5 years ago
• ChrisCummins / paper-synthesizing-benchmarks
  📝 "Synthesizing Benchmarks for Predictive Modeling" (🥇 CGO'17 Best Paper)
  ☆22Updated last year
• blucia0a / MultiCacheSim
  A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
  ☆25Updated 11 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 6 months ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆12Updated 3 years ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆15Updated 4 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• HewlettPackard / mdc-toolkit
  ☆25Updated 7 years ago
• stanford-ppl / Green-Marl
  A DSL for efficient Graph Analysis
  ☆99Updated 6 years ago
• lcchen008 / irreg-simd
  Artifact of paper "Exploiting Recent SIMD Architectural Advances for Irregular Applications"
  ☆11Updated 8 years ago
• periscop / clan
  Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs
  ☆23Updated 2 years ago
• IntelLabs / iHRC
  Intel Heterogeneous Research Compiler (iHRC)
  ☆25Updated 2 years ago
• sstsimulator / sst-elements
  SST Architectural Simulation Components and Libraries
  ☆93Updated this week
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated last year
• graphbig / graphBIG
  A Comprehensive Benchmark Suite for Graph Computing
  ☆67Updated 5 years ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 10 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated last year