yang-yk / wageubnLinks
☆15Updated 5 years ago
Alternatives and similar repositories for wageubn
Users that are interested in wageubn are comparing it to the libraries listed below
Sorting:
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆41Updated 4 years ago
 - ☆36Updated 6 years ago
 - MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Updated last year
 - Simulator for BitFusion☆102Updated 5 years ago
 - A pytorch implementation of DoReFa-Net☆132Updated 5 years ago
 - DNN quantization with outlier channel splitting (ICML'19)☆113Updated 5 years ago
 - Quantization of Convolutional Neural networks.☆247Updated last year
 - ☆12Updated 2 years ago
 - The PyTorch implementation of Learned Step size Quantization (LSQ) in ICLR2020 (unofficial)☆137Updated 4 years ago
 - Unofficial implementation of LSQ-Net, a neural network quantization framework☆303Updated last year
 - [CVPR 2019, Oral] HAQ: Hardware-Aware Automated Quantization with Mixed Precision☆398Updated 4 years ago
 - ☆40Updated 2 years ago
 - FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
 - [ICLR 2021] HW-NAS-Bench: Hardware-Aware Neural Architecture Search Benchmark☆113Updated 2 years ago
 - PyTorch implementation for the APoT quantization (ICLR 2020)☆277Updated 10 months ago
 - Conditional channel- and precision-pruning on neural networks☆72Updated 5 years ago
 - PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
 - pytorch fixed point training tool/framework☆34Updated 5 years ago
 - ☆53Updated 6 years ago
 - Improving Post Training Neural Quantization: Layer-wise Calibration and Integer Programming☆98Updated 4 years ago
 - A pytorch implementation of dorefa quantization☆113Updated 5 years ago
 - Neural Network Quantization & Low-Bit Fixed Point Training For Hardware-Friendly Algorithm Design☆160Updated 4 years ago
 - The second place winner for DAC-SDC 2020☆97Updated 3 years ago
 - Bi-Real Net: Enhancing the Performance of 1-bit CNNs With Improved Representational Capability and Advanced Training Algorithm. In ECCV 2…☆186Updated 4 years ago
 - DAC System Design Contest 2020☆29Updated 5 years ago
 - [CVPR 2020] This project is the PyTorch implementation of our accepted CVPR 2020 paper : forward and backward information retention for a…☆179Updated 5 years ago
 - Pytorch implementation of BRECQ, ICLR 2021☆284Updated 4 years ago
 - A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆14Updated 6 years ago
 - ☆243Updated 3 years ago
 - Code for our paper at ECCV 2020: Post-Training Piecewise Linear Quantization for Deep Neural Networks☆68Updated 4 years ago