Alternatives and similar repositories for OS2019-Labs:

Users that are interested in OS2019-Labs are comparing it to the libraries listed below

• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• pku-minic / compiler-dev
  Compiler development environment.
  ☆15Updated last month
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆30Updated 4 months ago
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆21Updated 3 months ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆10Updated 2 years ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆19Updated 3 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last year
• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆29Updated last year
• OS-F-4 / usr-intr
  项目的主仓库
  ☆23Updated 2 years ago
• xu910121 / x86_64-Architecture
  x86_64体系结构学习
  ☆10Updated 5 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆11Updated 8 months ago
• victoryang00 / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated 11 months ago
• icsnju / visualinux
  A visualized debugging framework to aid in understanding the Linux kernel.
  ☆96Updated this week
• SHTUSIST / AisLSM
  ☆11Updated 8 months ago
• oscomp / proj8-RVM
  Writing a hypervisor in Rust
  ☆11Updated last year
• oscomp / proj121-page-table-using-hashtable
  使用哈希页表实现虚拟机的stage-2页表
  ☆7Updated 2 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• HeliosXCore / HeliosXCore
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Updated 10 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆13Updated last month
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆49Updated last year
• rrvm-project / SysYc
  compiler of Sysy2022, a programming language for ..what?
  ☆5Updated 5 months ago
• pleasewhy / startos
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆11Updated 3 years ago
• 130B848 / ipads-tutorial07
  ☆10Updated 3 years ago
• nzh63 / syc
  Optimizing compiler for SysY (C subset)
  ☆40Updated 9 months ago
• uclasystem / DRust
  ☆43Updated 3 months ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• Kuberboat / Kuberboat
  A system which deploys and manages containerized applications. Course project of SJTU SE3356, 2022.
  ☆17Updated 2 years ago