victoryang00 / OS2019-Labs

Related projects ⓘ

Alternatives and complementary repositories for OS2019-Labs

• pku-minic / compiler-dev
  Compiler development environment.
  ☆14Updated 9 months ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆9Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• pleasewhy / startos
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆11Updated 3 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 2 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated 10 months ago
• mytbk / gem5-docs
  gem5 相关中文笔记
  ☆13Updated 2 years ago
• miaochenlu / arch_sec_papers
  ☆14Updated last year
• miaochenlu / Gem5_tutorials
  ☆16Updated last year
• oscomp / 2021oscomp-best-kernel-design-impl
  2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高
  ☆46Updated 2 years ago
• rrvm-project / SysYc
  compiler of Sysy2022, a programming language for ..what?
  ☆5Updated 2 months ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆22Updated 2 years ago
• HeliosXCore / HeliosXCore
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Updated 8 months ago
• xu910121 / x86_64-Architecture
  x86_64体系结构学习
  ☆10Updated 5 years ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆19Updated 2 years ago
• victoryang00 / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated 9 months ago
• LearningOS / rCore-Tutorial-Code-2023S
  Let's write an OS which can run on RISC-V in Rust from scratch!
  ☆16Updated last year
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆22Updated last year
• ucare-uchicago / Queenie
  A user-level tool for extracting SSD internal properties
  ☆17Updated last year
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 3 years ago
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆12Updated last month
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆83Updated 11 months ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆11Updated last week
• liusy58 / CompilerNotes
  ☆20Updated 11 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 4 years ago
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆18Updated 3 weeks ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆137Updated 3 years ago