Alternatives and similar repositories for RISC-V-SIMD-ext-for-AI-workload

Users that are interested in RISC-V-SIMD-ext-for-AI-workload are comparing it to the libraries listed below

• pulp-platform / jtag_pulp
  ☆13Updated 2 years ago
• vproc / vicuna2_core
  RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
  ☆16Updated last week
• donlon / axi-dma-controller
  Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.
  ☆13Updated last year
• FPGA-MAFIA / fpga_mafia
  Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
  ☆17Updated last week
• srohit0 / CORDIC
  CORDIC VLSI-IP for deep learning activation functions
  ☆15Updated 6 years ago
• voldemoriarty / Matmul
  Matrix Multiplication in Hardware
  ☆16Updated 5 years ago
• Aquaticfuller / OpenExSys_NoC
  OpenExSys_NoC a mesh-based network on chip IP.
  ☆20Updated 2 years ago
• tom-urkin / AMBA
  AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
  ☆17Updated 2 years ago
• bsc-loca / mmu
  ☆15Updated 8 months ago
• kimianoorbakhsh / Verilog-Matrix-Multiplier
  Final Project for Digital Systems Design Course, Fall 2020
  ☆17Updated 3 years ago
• ChrisPVille / mig_example
  Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
  ☆36Updated 3 years ago
• shrutiprakashgupta / RISCV_Formal_Verification
  Formal Verification of RISC V IM Processor
  ☆10Updated 3 years ago
• PacoReinaCampo / MPSoC-DMA
  Direct Access Memory for MPSoC
  ☆13Updated 2 weeks ago
• vfinotti / ahb3lite_dma
  DMA core compatible with AHB3-Lite
  ☆10Updated 6 years ago
• antmicro / ahb-tl-bridge
  SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge
  ☆13Updated 3 years ago
• dineshannayya / usb1_host
  USB1.1 Host Controller + PHY
  ☆15Updated 4 years ago
• yuhsuan-t / NPU-Architecture
  CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations
  ☆20Updated 8 years ago
• kumarrishav14 / arm_watchdog
  Verification IP for Watchdog
  ☆12Updated 4 years ago
• muneebullashariff / pulpino_soc_uvm_testbench
  UVM testbench for verifying the Pulpino SoC
  ☆13Updated 5 years ago
• yigitbektasgursoy / Motion_Estimation_Hardware_Verilog
  Motion Estimation implementation by using Verilog HDL
  ☆13Updated last year
• mnmhdanas / Router-1-x-3-
  Router 1 x 3 verilog implementation
  ☆15Updated 4 years ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆66Updated last year
• Verdvana / Async_FIFO
  位宽和深度可定制的异步FIFO
  ☆13Updated last year
• ADS-ENTC / simd-processor
  Matrix multiplication accelerator on ZYNQ SoC.
  ☆12Updated 9 months ago
• hypocrasy / NPUSoC
  第四届全国大学生嵌入式比赛SoC
  ☆11Updated 3 years ago
• kumarrishav14 / AMBA_APB
  To design test bench of the APB protocol
  ☆18Updated 5 years ago
• RClabiisc / I2SRV32-V-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆32Updated last year
• pulp-platform / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆18Updated 2 months ago
• saursin / riscv-atom
  An open-source 32-bit RISC-V soft-core processor
  ☆45Updated 5 months ago
• www-asics-ws / wb_conmax
  WISHBONE Interconnect
  ☆11Updated 8 years ago