☆20Feb 26, 2025Updated last year
Alternatives and similar repositories for RISC-V-SIMD-ext-for-AI-workload
Users that are interested in RISC-V-SIMD-ext-for-AI-workload are comparing it to the libraries listed below
Sorting:
- Emulator of one of the oldest machines in Europe - Kyiv.☆22Apr 28, 2022Updated 3 years ago
- Why can't the 6502 virtualize itself? Good question.☆21May 15, 2024Updated last year
- UCU Linux Club repository - all materials, Homeworks etc☆54Jun 7, 2024Updated last year
- Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Elec…☆31Nov 18, 2019Updated 6 years ago
- 💠 HL7: FHIR Application Server ISO/HL7 27931:2009☆11Feb 17, 2026Updated 2 weeks ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Working through OS development course☆10Jan 25, 2018Updated 8 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Pythonic AMQP library for asyncio☆11Sep 12, 2018Updated 7 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- document☆13Sep 1, 2015Updated 10 years ago
- ☆11May 8, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- small tornado project of an imageboard with very bad and outdated code. use branch develop☆10Dec 8, 2022Updated 3 years ago
- 🗂️ A port of ericflo/django-pagination to Python >= 3.10 + Django 4.2 to 5.2☆13Jan 20, 2026Updated last month
- Official EMU145 repository. Emulator of soviet 145ik13.☆13Oct 1, 2021Updated 4 years ago
- Template for C++ projects with CI pipeline☆12Mar 16, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆13Feb 22, 2026Updated last week
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Django pagination tools supporting Ajax, multiple and lazy pagination, Twitter-style and Digg-style pagination with Angular.js.☆10Sep 9, 2022Updated 3 years ago