A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17
☆49Aug 24, 2020Updated 5 years ago
Alternatives and similar repositories for indigo
Users that are interested in indigo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆147Aug 14, 2021Updated 4 years ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆63Feb 4, 2023Updated 3 years ago
- 全国大学生计算机系统能力大赛编译系统设计赛项目☆250May 16, 2021Updated 5 years ago
- a minimal lisp interpreter written in ruby☆11Apr 15, 2021Updated 5 years ago
- The miniplc0 compiler☆21Oct 26, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A compiler of C subset by USTB OWL Wheel Lab.☆13Mar 8, 2026Updated 2 months ago
- A compiler that translates SysY (a subset of C language) into ARMv7a, implemented in Java15.☆66Aug 19, 2021Updated 4 years ago
- A fast compiler for SysY code☆18Aug 22, 2022Updated 3 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- ☆11Apr 29, 2024Updated 2 years ago
- 北航 2020 年软院编译原理相关资料与规划 | Docs and planning on Compilers class in 2020 for College of Software of BUAA☆34Oct 6, 2021Updated 4 years ago
- 北航 计算机组成原理 课程设计 计组☆11Dec 14, 2021Updated 4 years ago
- An online simulator for finite automata (FA), pushdown automata (PDA) and linear bounded automata (LBA).☆11Oct 30, 2017Updated 8 years ago
- A Rust style C++ library.☆19Sep 3, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python3 auto-active verification library (migrated to an Intel project)☆24Apr 7, 2022Updated 4 years ago
- A C0 compiler for homework | C0 编译器 | 北航软院编译原理大作业☆30Jun 1, 2020Updated 5 years ago
- An unofficial LaTeX beamer style for Beihang University, Beijing, China.☆31Sep 13, 2021Updated 4 years ago
- 1821教务系列命令行评测（民间） 和数据☆20May 19, 2020Updated 6 years ago
- Take your first step in writing a compiler.☆29May 2, 2021Updated 5 years ago
- MiniVM is a virtual machine for executing Eeyore/Tigger IR.☆34Dec 3, 2021Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- Graph algorithms to merge two graphs based on stitching.☆12Oct 18, 2019Updated 6 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 简化的c语言（SysY）编译器☆36Jun 4, 2022Updated 3 years ago
- 为北航计算机组成原理设计的CPU测试程序自动生成器☆39Nov 26, 2020Updated 5 years ago
- java codestyle guide☆12Jun 28, 2019Updated 6 years ago
- ☆15Jan 7, 2023Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- The CLooG Code Generator in the Polyhedral Model☆52Jun 26, 2023Updated 2 years ago
- Some helpful scripts for the physics experiments at BUAA.☆19Dec 25, 2017Updated 8 years ago
- THUPC2021 初赛题目☆17Dec 26, 2020Updated 5 years ago
- A Register Based VM. 柠檬手写的看起来像栈机的寄存器机☆65Aug 7, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- something you need in MIT 6.828 Fall 2019☆18Sep 18, 2019Updated 6 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- ☆11Jul 6, 2023Updated 2 years ago
- java implementation of NWPU Compiler course project-西工大编译原理-试点班☆14May 7, 2024Updated 2 years ago
- ☆15Apr 6, 2019Updated 7 years ago
- Verify CPU circuits in Logisim or Verilog against MARS simulation☆10Dec 31, 2020Updated 5 years ago