openssd / jasmine
Firmware for the Jamine OpenSSD platform
☆47Updated 2 years ago
Alternatives and similar repositories for jasmine:
Users that are interested in jasmine are comparing it to the libraries listed below
- SiFive OpenEmbedded / Yocto BSP Layer☆52Updated this week
- A linker script generator for SiFive's Freedom platform☆31Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆16Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- RISC-V Configuration Structure☆37Updated 3 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is a…☆17Updated 6 months ago
- RISC-V Frontend Server☆62Updated 5 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- Yocto project for Xuantie RISC-V CPU☆38Updated last month
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- The OpenRISC 1000 architectural simulator☆72Updated 5 months ago
- An NVMe Device Simulation Library.☆51Updated 2 years ago
- RISC-V Specific Device Tree Documentation☆42Updated 7 months ago
- Virtual Machine built as a CAmkES component.☆23Updated 7 months ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OX: Computational Storage SSD Controller☆53Updated last week
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆70Updated 5 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆204Updated 2 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆52Updated 3 years ago
- ☆48Updated 3 months ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Eyrie enclave runtime kernel☆36Updated last year
- ☆60Updated 3 years ago
- Demo host and enclave applications exercising most functionality.☆30Updated last year
- ☆43Updated 7 years ago
- RISC-V Linux Port☆35Updated this week