Alternatives and similar repositories for GAIA3

Users that are interested in GAIA3 are comparing it to the libraries listed below

• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆47Updated 10 years ago
• machdyne / kakao
  Kakao Linux
  ☆39Updated 8 months ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆28Updated 5 years ago
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆56Updated 2 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆83Updated last year
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆39Updated 5 years ago
• jaruiz / light8080
  Synthesizable i8080-compatible CPU core.
  ☆27Updated 6 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• XekriRedmane / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 4 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆136Updated last year
• devzendo / transputer-emulator
  This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…
  ☆21Updated 3 weeks ago
• PDP-10 / Snyder-C-compiler
  Alan Snyder's portable C Compiler
  ☆17Updated 7 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆54Updated 4 years ago
• samawati / j1eforth
  eForth for the j1 simulator and actual J1 FPGAs
  ☆38Updated 10 years ago
• mrisc32 / mrisc32-a1
  A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
  ☆24Updated 2 years ago
• technoblogy / ulisp-riscv
  A version of the Lisp programming language for RISC-V based boards.
  ☆31Updated last year
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 6 months ago
• repk / sporc
  Sparc emulator
  ☆11Updated 7 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 8 months ago
• skiphansen / pano_man
  Simulation of the classic Pacman arcade game on a PanoLogic thin client.
  ☆34Updated 6 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆78Updated 5 years ago
• emard / oberon
  ☆18Updated 5 years ago
• hatsugai / Fenestra6502
  A 6502 system for high-level programming languages
  ☆31Updated 5 years ago
• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆59Updated 2 years ago
• KnightOS / kcc
  KnightOS C compiler
  ☆25Updated 5 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆57Updated 4 years ago
• takahirox / pdp11-js
  PDP-11 emulator implemented with JavaScript. UNIX V6 runs on your chrome.
  ☆48Updated 10 years ago
• zuloloxi / mecrisp-ice
  http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…
  ☆30Updated 9 years ago
• rochus-keller / ActiveOberon
  Parser and code browser for the ActiveOberon language (original version from 2004)
  ☆20Updated 2 months ago