理想国PyQT5零基础入门教程
☆14Nov 20, 2019Updated 6 years ago
Alternatives and similar repositories for PyQT5-Tutorial
Users that are interested in PyQT5-Tutorial are comparing it to the libraries listed below
Sorting:
- 自己的学习记录☆17Aug 19, 2020Updated 5 years ago
- PyQt5快速开发与实战[pdf+源码]。PyQt5是Qt v5的一组完整的Python绑定。它被实现为超过35个扩展模块，并使Python在所有支持的平台（包括IOS和Android）上被用作C++的替代应用程序开发语言。PyQT5也可以嵌入在基于C++的应用程序中，以允…☆30Jan 10, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Project for SignalHound Spectrum Analyzer in Qt☆11May 4, 2017Updated 8 years ago
- 一个界面简单，功能丰富的工单处理系统☆10Aug 5, 2020Updated 5 years ago
- Polished example scripts for controlling Tektronix equipment using VISA☆13Mar 21, 2018Updated 7 years ago
- go-web是使用gin+gorm+casbin+mysql+redis的基于rbac模型的权限管理系统。主要目的是使初学者通过项目进一步掌握go；其次也可以作为一个基本的后台管理系统脚手架来进行二次开发。☆11Nov 29, 2021Updated 4 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated 3 weeks ago
- python with flask☆10Jun 26, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- RabbitMQ Tutorial for medium☆11Nov 5, 2019Updated 6 years ago
- Async first supervisord HTTP API Client for PHP 7☆16Dec 15, 2023Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- non-local means filter for OpenCV☆13Jul 6, 2013Updated 12 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- CHERI sample C programs☆12Jan 16, 2025Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- Image data augmentation via flipping and rotation.☆11Jan 16, 2019Updated 7 years ago
- SystemVerilog implemention of QEMU PCI edu device☆13May 22, 2023Updated 2 years ago
- kubernetes 集群监控☆12Oct 11, 2025Updated 4 months ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Nov 12, 2023Updated 2 years ago
- SSH connector for mac/linux/windows☆10Oct 1, 2021Updated 4 years ago
- Ssl Cert Exporter monitors the expiration of SSL certificates with https website.☆11May 1, 2023Updated 2 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- Reconstruction of highly undersampled radial cardiac MRI with a U-Net☆11Apr 4, 2020Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- golang实现的中央配置，定时任务☆14Jul 23, 2019Updated 6 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago