Alternatives and similar repositories for py-sha256:

Users that are interested in py-sha256 are comparing it to the libraries listed below

• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆14Updated 6 years ago
• altASIC / Open-CryptoNight-ASIC
  Open source hardware implementation of classic CryptoNight
  ☆37Updated last year
• ngzhang / Icarus
  DUAL Spartan6 Development Platform
  ☆86Updated 7 years ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆78Updated 7 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆35Updated 4 years ago
• kramble / FPGA-Blakecoin-Miner
  An open source FPGA miner for Blakecoin
  ☆51Updated 10 years ago
• fatestudio / RSA4096
  4096bit RSA project, with verilog code, python test code, etc
  ☆45Updated 5 years ago
• secworks / sha512
  Verilog implementation of the SHA-512 hash function.
  ☆38Updated this week
• miscellaneousbits / linux-socfpga-sha3-miner
  DE10 NANO SHA3-256 Proof of Work Miner
  ☆13Updated 4 years ago
• fpgaminer / Open-Source-FPGA-Bitcoin-Miner
  A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…
  ☆172Updated 3 years ago
• shiva-t / Elliptical-Curve-Cryptography-FPGA
  Implementation of ECC on FPGA-Zynq7000 SoC
  ☆17Updated 5 years ago
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆62Updated 7 years ago
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆22Updated 2 years ago
• spacemonkeydelivers / riscv_security_contest_project
  ☆9Updated 2 years ago
• hashrabbit / bitmain-spi
  Linux SPI driver for Bitmain ASIC miners.
  ☆13Updated 8 years ago
• nicolavianello95 / RISC-V
  Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…
  ☆13Updated 4 years ago
• freecores / ahb_master
  Generic AHB master stub
  ☆11Updated 10 years ago
• mkhaled87 / ethminer_fpga
  A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).
  ☆43Updated 4 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated 2 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 2 years ago
• wmy367 / Radix-2-division
  unsigned Radix-2 SRT division,基2除法
  ☆12Updated 9 years ago
• os-fpga / IP_Catalog
  IP Catalog for Raptor.
  ☆10Updated 3 months ago
• Dmitriy0111 / nanoFOX_VHDL
  A small RISC-V core (VHDL)
  ☆7Updated 5 years ago
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 4 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆16Updated 3 weeks ago
• x-epic / EpicFV
  ☆20Updated 4 years ago
• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆97Updated 11 years ago
• raya4213 / VerilogCodeECC
  Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
  ☆22Updated 8 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆31Updated last year