Alternatives and similar repositories for RV32I-GPU:

Users that are interested in RV32I-GPU are comparing it to the libraries listed below

• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• OpenXiangShan / nexus-am
  ☆34Updated this week
• avl-bsuir / rv64x-base
  Open source GPU extension for RISC-V
  ☆54Updated 4 years ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆80Updated this week
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 months ago
• riscv / riscv-aia
  ☆89Updated last month
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆44Updated 3 years ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆36Updated last year
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated 3 weeks ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated this week
• sophgocommunity / SG2042-Newsletter
  Weekly update for SG2042 ecosystem. RISC-V is inevitable!
  ☆22Updated last week
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆54Updated 3 months ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆65Updated 9 months ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated last month
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆19Updated this week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆41Updated this week
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆45Updated last month
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆70Updated last year
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 5 months ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 5 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆112Updated 2 weeks ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆36Updated 3 months ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆18Updated 5 months ago
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• riscv-software-src / riscof
  ☆78Updated 3 weeks ago
• riscv / riscv-bfloat16
  ☆34Updated 9 months ago
• XUANTIE-RV / linux
  Linux kernel source tree
  ☆43Updated 2 months ago