Alternatives and similar repositories for RV32I-GPU

Users that are interested in RV32I-GPU are comparing it to the libraries listed below

• avl-bsuir / rv64x-base
  Open source GPU extension for RISC-V
  ☆67Updated 4 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆116Updated 5 months ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated last year
• OpenXiangShan / nexus-am
  ☆42Updated last week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆110Updated 2 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆153Updated last year
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆49Updated last month
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆169Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆312Updated 10 months ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆92Updated 3 weeks ago
• riscv / riscv-aia
  ☆98Updated 2 weeks ago
• vortexgpgpu / skybox
  Vortex Graphics
  ☆90Updated last year
• riscvarchive / riscv-CMOs
  ☆89Updated 4 months ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆159Updated last year
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆63Updated last year
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 5 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆312Updated last week
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆106Updated 8 months ago
• riscv-software-src / riscof
  ☆99Updated 4 months ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 9 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆51Updated this week
• starfive-tech / edk2
  ☆23Updated last year
• sophgo / zsbl
  SOPHGO RISC-V Zero Stage BootLoader
  ☆26Updated 2 weeks ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆155Updated last week
• riscv-non-isa / riscv-uefi
  ☆34Updated 3 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆222Updated last month
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆75Updated last month
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆33Updated last year
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆39Updated last year