Alternatives and similar repositories for NTU_ET:

Users that are interested in NTU_ET are comparing it to the libraries listed below

• wdxm657 / cpp_practise
  ☆13Updated last year
• wdxm657 / fpga_practice
  ☆32Updated last year
• Futuresxy / General-CNN-Accelerator
  General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。
  ☆41Updated 3 weeks ago
• GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array
  2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
  ☆160Updated 5 months ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆82Updated 3 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆70Updated this week
• cxlisme / FPGA-proj
  FPGA project
  ☆215Updated 2 years ago
• YutongChenVictor / Fpga-accelerator-demos
  some interesting demos for starters
  ☆73Updated 2 years ago
• XueTianyu24 / cnn_accelerator
  【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
  ☆140Updated last year
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆129Updated 3 years ago
• doonny / basic_knowledge
  Things to learn for new students in the Lab for AI chips and systems of BJTU .
  ☆203Updated 4 months ago
• tyxiumud / gvim_for_verilog
  this repository is vim cfg for verilog.
  ☆45Updated 7 months ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆215Updated 5 months ago
• becomequantum / Kryon
  代码在这个库里 Code is here
  ☆45Updated 4 months ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆361Updated 2 years ago
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆105Updated last year
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆481Updated 4 years ago
• jackieyyang / ntu-dissertation-template
  NTU Dissertation Template Word Version NTU论文模版 Word版本 Latex版本 🌟一下不迷路
  ☆36Updated last week
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆100Updated 9 months ago
• lauchinyuan / Booth4_wallace_MULT16_16
  A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
  ☆41Updated 7 months ago
• xddcore / OpenNNA
  一个开源的FPGA神经网络加速器。
  ☆157Updated last year
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆142Updated last month
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆92Updated 3 years ago
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆34Updated 2 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆198Updated last year
• Floatkyun / Ultra-Vision
  2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）
  ☆55Updated 2 weeks ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆417Updated 5 years ago
• jjejdhhd / License-Plate-Recognition-FPGA
  基于FPGA进行车牌识别
  ☆72Updated last year
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆142Updated 2 years ago
• zhangzek / 3x3_matrix_Systolic_Array_multiplier
  3×3脉动阵列乘法器
  ☆44Updated 5 years ago