Lucas-Wye / Face-Recognition-of-DeepID_Forward_Use_C
A C language application to do face recognition.
☆15Updated 5 years ago
Alternatives and similar repositories for Face-Recognition-of-DeepID_Forward_Use_C:
Users that are interested in Face-Recognition-of-DeepID_Forward_Use_C are comparing it to the libraries listed below
- ☆17Updated 6 years ago
- 我们基于Xilinx PYNQ-Z2的强大图像处理能力,设计了一款低成本高性能,硬件可灵活配置,处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库,包含有50多项硬件优化的OpenCV 功能,包括Gausian、 Median、Bilateral、H…☆22Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆67Updated last year
- LeNet的C 语言实现☆11Updated 5 years ago
- Simple program to learn CNN (LeNet-5) in pure C☆269Updated 7 years ago
- ☆143Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆82Updated 6 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 5 years ago
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆86Updated 4 years ago
- zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词:linux,zedboard,arm,fpga,人脸检测,人脸识别。☆54Updated 8 years ago
- LeNet-5,Use C Program Language Without Any 3rd Library☆73Updated 8 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- yolov3_tiny implement on tensoeflow for int8 quantization (tflite)☆29Updated 6 years ago
- Traffic-Sign-Reognition☆11Updated 4 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- ☆21Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- MTCNN with convolution reprogramed in c☆14Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆307Updated 3 years ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆31Updated 3 years ago
- 中文:☆94Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 7 years ago
- it is a set for all the respository of the project.☆95Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆31Updated 6 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆107Updated 7 years ago
- Cortex M KWS example with Tengine Lite.☆73Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago