☆11Dec 11, 2017Updated 8 years ago
Alternatives and similar repositories for Digital-Image-Processing
Users that are interested in Digital-Image-Processing are comparing it to the libraries listed below
Sorting:
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- real time face swap and one-click video deepfake with only a single image☆14Sep 10, 2024Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Lab notes for a data mining class in Lindner College of Business.☆19Dec 3, 2015Updated 10 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- 信號與系統實習☆12Nov 9, 2025Updated 3 months ago
- A Python implementation of Delaunay triangulation☆11Aug 5, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆11May 8, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- HACKATON WINNER!!! (3,5K USD PRIZE). A live code interview tool powered by monaco, using SuperViz SDK.☆13Oct 28, 2024Updated last year
- Code to reproduce all the results in the paper: "Learning dynamics of linear denoising autoencoders." (ICML 2018)☆11Aug 20, 2018Updated 7 years ago
- record and share my reading everyday☆12Apr 1, 2016Updated 9 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆13May 5, 2023Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Thermal Image Enhancement using Generative Adversarial Network for Pedestrian Detection☆11Dec 5, 2021Updated 4 years ago
- Implemented a two-level (L1 and L2) cache simulator in C++ with round robin eviction policy☆10Jan 4, 2017Updated 9 years ago
- Offical PyTorch implementation of LHNet (ACM MM 2023)☆13Feb 23, 2024Updated 2 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- This is the course taught by Prof.John Shen and Prof. Onur Mutlu from CMU☆11May 13, 2016Updated 9 years ago
- Outpainting-Images-and-Videos-using-GANs☆12Nov 22, 2022Updated 3 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year