IAIK / ascon_hardware
Hardware implementations of the authenticated encryption design ASCON
☆19Updated 7 years ago
Related projects: ⓘ
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆22Updated last year
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 3 years ago
- A collection of Ascon implementations & documents (as submodules)☆41Updated 7 months ago
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆9Updated 10 months ago
- ☆10Updated 10 months ago
- Masked Ascon Software Implementations☆11Updated 2 years ago
- ☆16Updated 3 years ago
- Software optimized implementations of GIFT and GIFT-COFB☆17Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- MLKEM implementation optimized for embedded microcontrollers☆13Updated last month
- ARM Cortex-M implementation of NewHope Ring-LWE based Key-exchange☆9Updated 8 years ago
- ☆10Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- ☆12Updated this week
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆14Updated last year
- An Implementation of the Number Theoretic Transform☆33Updated last year
- ☆56Updated 10 months ago
- Side-Channel Analysis Library☆74Updated 2 weeks ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆28Updated 4 years ago
- Secure AES128 Encryption Implementation for ATmega8515☆34Updated 3 years ago
- ☆41Updated 3 years ago
- Verilog Hardware Design of Ascon v1.2☆19Updated this week
- Saber and NTRU on M4 and AVX2☆16Updated 2 years ago
- Hardware implementation of Saber☆6Updated 4 years ago
- Tool to automatically search for linear characteristics☆39Updated 8 years ago
- Implementation of Differential Power Analysis (DPA) and Correlation Power Analysis (CPA) attacks on AES-128☆24Updated last year
- WP6 of the SAFEcrypto project - a suite of lattice-based cryptographic schemes☆38Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆39Updated last year
- High-order countermeasures for AES and DES☆25Updated last month
- A bitsliced implementation of ECB and CTR AES☆46Updated last month