Alternatives and similar repositories for Modbus-Slave-for-PIC18F

Users that are interested in Modbus-Slave-for-PIC18F are comparing it to the libraries listed below

• rfhklwt / stm32

  View on GitHub
  stm32 module
  ☆11Jun 22, 2020Updated 5 years ago
• DOUDIU / AXIS-AXI4-AXIS

  View on GitHub
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Jul 14, 2024Updated last year
• s0920832252 / interview-node

  View on GitHub
  整理面試的筆記
  ☆17May 17, 2019Updated 6 years ago
• bear24rw / rgb_table

  View on GitHub
  TI Intern Design Challenge 2011
  ☆14Oct 22, 2011Updated 14 years ago
• huhuikevin / i2c_slave

  View on GitHub
  fpga i2c slave verilog hdl rtl
  ☆16Nov 26, 2015Updated 10 years ago
• dadaobixing / 485-ModBus-

  View on GitHub
  一个基于ModBus RTU协议的PLC继电器从站
  ☆11Dec 2, 2015Updated 10 years ago
• dilshan / pic18f4550-usb-cdc

  View on GitHub
  XC8 based USB CDC Template for PIC18F4550 and PIC18F2550 MCUs
  ☆16Mar 31, 2020Updated 5 years ago
• timojaask / C-CANopen-Stack

  View on GitHub
  A simple CANopen stack implemented using C programming language.
  ☆11Apr 23, 2014Updated 11 years ago
• vfinotti / ahb3lite_dma

  View on GitHub
  DMA core compatible with AHB3-Lite
  ☆10Mar 30, 2019Updated 6 years ago
• topshed / m8tricks

  View on GitHub
  An 8x8 grid editor for Raspberry Pi SenseHat
  ☆13Feb 14, 2024Updated 2 years ago
• rakeshgehalot / Ethernet_switch_verification

  View on GitHub
  Verification of Ethernet Switch System Verilog
  ☆11Oct 21, 2016Updated 9 years ago
• rooinasuit / AXI_to_SPI

  View on GitHub
  Designing means to communicate as an SPI master, being a part of AXI interface
  ☆19Sep 14, 2023Updated 2 years ago
• rbarzic / arty-cm0-designstart

  View on GitHub
  A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board
  ☆12Sep 7, 2018Updated 7 years ago
• marktsuchida / vcxproj-stream-editor

  View on GitHub
  Simple Python library to modify Visual Studio .vcxproj files without spurious changes
  ☆12Jul 7, 2024Updated last year
• shalan / MS_QSPI_XIP_CACHE

  View on GitHub
  AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP
  ☆15Nov 9, 2023Updated 2 years ago
• PremRL / fix-tcpip-project

  View on GitHub
  Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
  ☆20Dec 11, 2023Updated 2 years ago
• panicmarvin / cmsdk_ahb_busmatrix

  View on GitHub
  practice configure AHB-Lite bus protocol
  ☆19Mar 11, 2019Updated 6 years ago
• yedk / arm_cortex_m0_xillinx

  View on GitHub
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13May 28, 2019Updated 6 years ago
• StateSmith / StateSmith-examples

  View on GitHub
  ☆15Oct 27, 2025Updated 3 months ago
• Digilent / Eclypse-Z7

  View on GitHub
  ☆21Jan 3, 2026Updated last month
• JChristensen / JC_EEPROM

  View on GitHub
  Arduino library to support external I2C EEPROMs.
  ☆17Nov 16, 2025Updated 2 months ago
• freecores / mac_layer_switch

  View on GitHub
  100 MB/s Ethernet MAC Layer Switch
  ☆15Jul 17, 2014Updated 11 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago
• pratikguru / Instructables

  View on GitHub
  All the code written for Instructables
  ☆16Jan 11, 2020Updated 6 years ago
• nguyenquanicd / AllArbiterRTLCode

  View on GitHub
  RTL code of some arbitration algorithm
  ☆15Aug 25, 2019Updated 6 years ago
• atfox272 / AXI4-Interconnect

  View on GitHub
  RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…
  ☆25Mar 13, 2025Updated 11 months ago
• parimalp / Advanced-Embedded-System-Design-Flow-on-Zynq

  View on GitHub
  ☆18Jul 19, 2018Updated 7 years ago
• eziya / STM32F4_HAL_IAP_UART

  View on GitHub
  UART IAP Example for STM32F4
  ☆19Jun 2, 2019Updated 6 years ago
• haifengch / axi_interconnect

  View on GitHub
  ☆28Jul 9, 2025Updated 7 months ago
• mdrkb / firebase-realtime-db-python

  View on GitHub
  Provides basic guidelines to start with Firebase Realtime Database using Python SDK
  ☆16Feb 17, 2018Updated 7 years ago
• patocarr / axi-traffic-gen

  View on GitHub
  File editor for the Xilinx AXI Traffic Generator IP
  ☆17Nov 26, 2024Updated last year
• DeamonYang / FPGA_USB2.0_DAQ

  View on GitHub
  基于USB2.0 的数据采集卡
  ☆20Feb 20, 2019Updated 6 years ago
• plusea / EAGLE

  View on GitHub
  EAGLE
  ☆19May 3, 2016Updated 9 years ago
• MayaPosch / FreeRTOS_SCPI

  View on GitHub
  SCPI server implementation for STM32 using FreeRTOS, CMSIS-RTOS and libscpi.
  ☆20Nov 5, 2021Updated 4 years ago
• xycfwrj / zynq_axi_ddr_barebone

  View on GitHub
  minimal code to access ps DDR from PL
  ☆22Oct 18, 2019Updated 6 years ago
• jlesech / Eeprom24C32_64

  View on GitHub
  Arduino library for 24C32/64 serial EEPROM
  ☆16Aug 16, 2015Updated 10 years ago
• unref-ptr / hardcoded-iolink

  View on GitHub
  Hardcoded IO-Link for Arduino
  ☆18Feb 3, 2022Updated 4 years ago
• govindjeevan / Weighted-Round-Robin-Arbiter

  View on GitHub
  Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components
  ☆20Mar 10, 2018Updated 7 years ago
• JakeMercer / mac

  View on GitHub
  An Ethernet MAC conforming to IEEE 802.3
  ☆23May 13, 2017Updated 8 years ago