unia-sik / riscVividLinks
A RISC-V processor simulator
☆29Updated 3 years ago
Alternatives and similar repositories for riscVivid
Users that are interested in riscVivid are comparing it to the libraries listed below
Sorting:
- Port of Stephen A. Edwards's Apple2fpga to PYNQ-Z1 (Xilinx Zynq FPGA), to emulate an Apple II+.☆44Updated 3 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- WIP 100BASE-TX PHY☆77Updated last year
- FPGA Based Apollo Guidance Computer☆85Updated 6 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- Bootloader for Fomu☆104Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆68Updated last week
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 9 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆205Updated 4 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- The Zylin ZPU☆245Updated 10 years ago
- Moxie-compatible core repository☆47Updated 4 months ago
- ☆55Updated 3 years ago
- CHIP-8 console on FPGA☆200Updated 7 years ago
- 2 hour crash course in FPGAs☆66Updated 4 years ago
- The J1 CPU☆171Updated 5 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- ☆42Updated 4 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Toy nmigen RISC V rv32i implementation☆23Updated 2 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆306Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago