Alternatives and similar repositories for riscVivid

Users that are interested in riscVivid are comparing it to the libraries listed below

• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• pwmarcz / fpga-chip8
  CHIP-8 console on FPGA
  ☆200Updated 7 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆159Updated 6 years ago
• zf3 / neoapple2
  Port of Stephen A. Edwards's Apple2fpga to PYNQ-Z1 (Xilinx Zynq FPGA), to emulate an Apple II+.
  ☆45Updated 3 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆69Updated last week
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆135Updated last year
• zylin / zpu
  The Zylin ZPU
  ☆248Updated 10 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 5 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆77Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• shirriff / xc2064
  Reverse engineering the XC2064 FPGA
  ☆83Updated 4 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• donnaware / AGC
  FPGA Based Apollo Guidance Computer
  ☆86Updated 6 years ago
• XekriRedmane / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 4 years ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆176Updated 11 months ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆209Updated 4 years ago
• icebreaker-fpga / WTFpga
  2 hour crash course in FPGAs
  ☆67Updated 4 years ago
• openpower-cores / a2i
  ☆247Updated 3 years ago
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆45Updated 3 years ago
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆75Updated last year
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 9 years ago
• XekriRedmane / riscv-reboot
  ☆42Updated 4 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆78Updated 6 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• hrvach / fpg1
  FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.
  ☆193Updated 3 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆308Updated last year