Alternatives and similar repositories for TrustedGateway

Users that are interested in TrustedGateway are comparing it to the libraries listed below

• miaochenlu / arch_sec_papers
  ☆15Updated 2 months ago
• jasonyu1996 / elasticlave
  ☆22Updated 3 months ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆21Updated 2 years ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated last year
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆21Updated last year
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• Compass-All / SHELTER
  ☆34Updated last year
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• Compass-All / CCS22-StrongBox
  ☆32Updated 2 years ago
• isec-tugraz / halfdouble
  ☆16Updated 2 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆16Updated this week
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 5 years ago
• ahoi-attacks / heckler
  Breaking Confidential VMs with Malicious Interrupts (USENIX Security 2024)
  ☆30Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆12Updated last year
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated last year
• OSUSecLab / Reusable-Enclaves
  Implementation of the Reusable Enclaves paper
  ☆13Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 8 months ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• Huawei / Huawei_CCA_QEMU
  ARM CCA support for QEMU. Check wiki for instructions. https://github.com/Huawei/Huawei_CCA_RMM/wiki
  ☆24Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• TwinVisor / twinvisor-prototype
  ☆21Updated 2 years ago
• Maxul / Aurora
  Trusted I/O Paths for SGX Enclaves
  ☆16Updated 5 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆67Updated 2 months ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆34Updated 4 years ago
• sssecret2019 / mytee
  ☆34Updated 2 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆21Updated 2 years ago