timed-c / ktc
KTH's Timed C compiler
☆19Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ktc
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- jSMTLIB is an open source implementation of SMT-LIB in Java, as a command-line tool, an Eclipse plugin, and an API, with interfaces to ma…☆26Updated 2 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆16Updated 7 years ago
- CBMC Viewer scans the output of CBMC and produces a browsable summary of its findings, making it easy to root cause the issues it finds.☆32Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆60Updated this week
- CHERI C/C++ Programming Guide☆29Updated last year
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- Open Source AADL2 Tool Environment☆39Updated 2 weeks ago
- ☆15Updated 5 months ago
- a model extractor, to automatically extract Spin verification models from multi-threaded C code☆20Updated 2 years ago
- A verification tool for many memory models☆77Updated this week
- DIVINE model checker git mirror, https://divine.fi.muni.cz. This is a read-only mirror of the main darcs repository. Issues should be rep…☆19Updated 3 years ago
- Static Analyzer and Verifier☆45Updated 3 weeks ago
- An interactive (fast) static source code analyzer☆139Updated this week
- Multi-engine SMT-based automatic model checker for safety properties of Lustre programs☆86Updated last month
- ☆33Updated 5 years ago
- MiBench ported for IoT devices☆16Updated last year
- RISC-V BSV Specification☆17Updated 4 years ago
- CodeHawk C Analyzer: sound static analysis of memory safety (undefined behavior)☆25Updated this week
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Public snapshots of "ACSL by Example"☆101Updated 3 years ago
- RV-Monitor core system code☆16Updated 3 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆11Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆136Updated last month
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- ☆18Updated 9 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago