Alternatives and similar repositories for RISC-processor

Users that are interested in RISC-processor are comparing it to the libraries listed below

• pandeykartikey / RISCY-Processor
  A 32-bit RISC processor implementation in verilog
  ☆20Updated 7 years ago
• ydlamba / A.V.A.D.H.I
  Presence application built during Microsoft's Code.Fun.Do 2k18
  ☆25Updated 7 years ago
• asutoshpalai / pythia
  An experimental OS developed to learn about the internal concepts
  ☆15Updated 8 years ago
• alphadose / Illusion-Click
  A game based on optical illusion made with vanilla.js
  ☆10Updated 7 years ago
• ketanhwr / exylus
  A hobby operating system written in C and Assembly (AT&T syntax) targeted for x86 architecture.
  ☆44Updated 8 years ago
• swap-nil7 / GSoC-Proposal
  GSoC proposal for GNU Radio
  ☆10Updated 7 years ago
• samagra14 / Shush
  Shush is an intelligent manager for your phone’s ringer.
  ☆10Updated 7 years ago
• acmiitr / KSOS
  Our very own Operating System built from scratch for x86 architecture systems!
  ☆95Updated 4 years ago
• harsh-98 / Minecraft-Strike
  ☆18Updated 5 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆149Updated 10 years ago
• yashbhalgat / Multicycle-RISC-Processor
  Verilog implementation of 16-bit multi-cycle RISC15 processor design
  ☆16Updated 9 years ago
• singhalpiyush12 / 8x8x8-LED-Cube
  ☆10Updated 2 years ago
• wannabeOG / Andrew-NG_Machine_Learning_Course
  My solutions to the machine learning course by Andrew Ng on coursera
  ☆10Updated 7 years ago
• sdslabs / gut
  A version control system with gut feeling.
  ☆61Updated 5 years ago
• arihant-001 / Circlism
  Digital Circlism using algorithms
  ☆30Updated 7 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆95Updated 7 months ago
• asutoshpalai / indiechain
  A small implementation of blockchain protocol.
  ☆13Updated 8 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆37Updated 5 years ago
• samagra14 / genetic_rockets
  An application of genetic algorithms in pathfinding.
  ☆10Updated 6 years ago
• palakg11 / KASM-Pytorch
  Reproducing the paper "Kernel-Based Approaches for Sequence Modeling: Connections to Neural Methods"
  ☆40Updated 5 years ago
• alphadose / Run_Johnny
  An endless runner game built on phaser and nodejs
  ☆15Updated 7 years ago
• wannabeOG / SnipIt
  C++ implementation of ELA to detect any external changes made to an image through an image editing software
  ☆12Updated 5 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• me-me-big-boy / taleism
  There are quite a few religions but none of them has a deity as cool as ours!
  ☆32Updated 6 years ago
• deepvyas / Verilog-Snippets
  Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani
  ☆17Updated 7 years ago
• agrim123 / yapa
  Yet Another Personal Assistant (YAPA)
  ☆14Updated 7 years ago
• digital-design-hq / Digital-Resources
  ☆61Updated 3 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆54Updated 2 years ago
• suyashmahar / pine
  Hassle free .gitignore manager
  ☆35Updated 6 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago