Alternatives and similar repositories for RISC-processor

Users that are interested in RISC-processor are comparing it to the libraries listed below

• pandeykartikey / RISCY-Processor
  A 32-bit RISC processor implementation in verilog
  ☆18Updated 6 years ago
• shivanshuraj1333 / LED-GRID
  6*24 led grid display capable of displaying all the characters.
  ☆9Updated last year
• swap-nil7 / GSoC-Proposal
  GSoC proposal for GNU Radio
  ☆10Updated 7 years ago
• ydlamba / A.V.A.D.H.I
  Presence application built during Microsoft's Code.Fun.Do 2k18
  ☆25Updated 6 years ago
• asutoshpalai / pythia
  An experimental OS developed to learn about the internal concepts
  ☆15Updated 8 years ago
• samagra14 / Shush
  Shush is an intelligent manager for your phone’s ringer.
  ☆10Updated 7 years ago
• alphadose / Illusion-Click
  A game based on optical illusion made with vanilla.js
  ☆10Updated 7 years ago
• digital-design-hq / Digital-Resources
  ☆59Updated 3 years ago
• wannabeOG / Andrew-NG_Machine_Learning_Course
  My solutions to the machine learning course by Andrew Ng on coursera
  ☆10Updated 6 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆51Updated 2 years ago
• psinghal20 / Platformer-Game
  First try at web game dev using phaser. Serve the index.html file to play.
  ☆9Updated 8 years ago
• singhalpiyush12 / 8x8x8-LED-Cube
  ☆10Updated 2 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆144Updated 10 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• ketanhwr / exylus
  A hobby operating system written in C and Assembly (AT&T syntax) targeted for x86 architecture.
  ☆44Updated 7 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆99Updated 6 years ago
• vinamarora8 / Radix-2-FFT
  Verilog code for a circuit implementation of Radix-2 FFT
  ☆25Updated 3 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆147Updated 2 years ago
• zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial
  Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …
  ☆131Updated 2 years ago
• skudlur / diablo
  diablo is an Out-Of-Order 64-bit RISC-V processor.
  ☆15Updated last year
• Lampro-Mellon / LM-RISCV-DV
  An Open-Source Design and Verification Environment for RISC-V
  ☆80Updated 4 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• fristonio / Keep
  React-Redux based Notes keeping app.
  ☆9Updated 7 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆87Updated 3 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆102Updated 4 years ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆85Updated last year
• grg / verilator
  ☆19Updated 11 years ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 5 years ago
• harsh-98 / Minecraft-Strike
  ☆18Updated 4 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆31Updated 5 years ago