Alternatives and similar repositories for RISC-processor:

Users that are interested in RISC-processor are comparing it to the libraries listed below

• pandeykartikey / RISCY-Processor
  A 32-bit RISC processor implementation in verilog
  ☆18Updated 6 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆141Updated 10 years ago
• shivanshuraj1333 / LED-GRID
  6*24 led grid display capable of displaying all the characters.
  ☆9Updated 10 months ago
• ydlamba / A.V.A.D.H.I
  Presence application built during Microsoft's Code.Fun.Do 2k18
  ☆25Updated 6 years ago
• vinamarora8 / Radix-2-FFT
  Verilog code for a circuit implementation of Radix-2 FFT
  ☆24Updated 3 years ago
• samagra14 / Shush
  Shush is an intelligent manager for your phone’s ringer.
  ☆10Updated 7 years ago
• asutoshpalai / pythia
  An experimental OS developed to learn about the internal concepts
  ☆15Updated 7 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆96Updated 4 years ago
• alphadose / Illusion-Click
  A game based on optical illusion made with vanilla.js
  ☆10Updated 7 years ago
• swap-nil7 / GSoC-Proposal
  GSoC proposal for GNU Radio
  ☆10Updated 6 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• singhalpiyush12 / 8x8x8-LED-Cube
  ☆10Updated last year
• psinghal20 / Platformer-Game
  First try at web game dev using phaser. Serve the index.html file to play.
  ☆9Updated 7 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆154Updated 4 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆99Updated 6 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆108Updated 6 years ago
• rafaelcalcada / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆167Updated last week
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆115Updated 9 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆80Updated last year
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆94Updated 5 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆290Updated last year
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆209Updated 4 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆162Updated 7 months ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆151Updated 3 months ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆74Updated 11 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆145Updated 2 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆51Updated last year
• fristonio / Keep
  React-Redux based Notes keeping app.
  ☆9Updated 7 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆86Updated 6 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆119Updated 3 years ago