Alternatives and similar repositories for RISC-processor

Users that are interested in RISC-processor are comparing it to the libraries listed below

• pandeykartikey / RISCY-Processor
  A 32-bit RISC processor implementation in verilog
  ☆21Updated 7 years ago
• ydlamba / A.V.A.D.H.I
  Presence application built during Microsoft's Code.Fun.Do 2k18
  ☆25Updated 7 years ago
• swap-nil7 / GSoC-Proposal
  GSoC proposal for GNU Radio
  ☆10Updated 7 years ago
• yashbhalgat / Multicycle-RISC-Processor
  Verilog implementation of 16-bit multi-cycle RISC15 processor design
  ☆16Updated 10 years ago
• alphadose / Illusion-Click
  A game based on optical illusion made with vanilla.js
  ☆10Updated 8 years ago
• wannabeOG / Andrew-NG_Machine_Learning_Course
  My solutions to the machine learning course by Andrew Ng on coursera
  ☆10Updated 7 years ago
• asutoshpalai / pythia
  An experimental OS developed to learn about the internal concepts
  ☆15Updated 8 years ago
• singhalpiyush12 / 8x8x8-LED-Cube
  ☆10Updated 2 years ago
• acmiitr / KSOS
  Our very own Operating System built from scratch for x86 architecture systems!
  ☆97Updated 4 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆53Updated 2 years ago
• harsh-98 / Minecraft-Strike
  ☆18Updated 5 years ago
• agrim123 / yapa
  Yet Another Personal Assistant (YAPA)
  ☆14Updated 7 years ago
• palakg11 / KASM-Pytorch
  Reproducing the paper "Kernel-Based Approaches for Sequence Modeling: Connections to Neural Methods"
  ☆40Updated 6 years ago
• ketanhwr / exylus
  A hobby operating system written in C and Assembly (AT&T syntax) targeted for x86 architecture.
  ☆45Updated 8 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• samagra14 / Shush
  Shush is an intelligent manager for your phone’s ringer.
  ☆10Updated 7 years ago
• wannabeOG / SnipIt
  C++ implementation of ELA to detect any external changes made to an image through an image editing software
  ☆12Updated 6 years ago
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆201Updated 4 years ago
• asutoshpalai / indiechain
  A small implementation of blockchain protocol.
  ☆13Updated 8 years ago
• vinamarora8 / Radix-2-FFT
  Verilog code for a circuit implementation of Radix-2 FFT
  ☆27Updated 4 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆105Updated 7 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆175Updated 8 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• sdslabs / styleguide
  Internal coding styleguide for SDSLabs.
  ☆12Updated 5 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 7 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆82Updated last month
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated 3 weeks ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆97Updated 11 months ago
• ombhilare999 / riscv-core
  A customized RISCV core made using verilog
  ☆19Updated 4 years ago