seb-v / amd_challenge_solutionsLinks
☆18Updated 2 months ago
Alternatives and similar repositories for amd_challenge_solutions
Users that are interested in amd_challenge_solutions are comparing it to the libraries listed below
Sorting:
- An experimental optimizing compiler for Bril☆72Updated this week
- Experimental MLIR Rust compiler☆24Updated 2 years ago
- An attempt at safe imperative GPU programming.☆49Updated 2 weeks ago
- Miralis is a RISC-V firmware that virtualizes RISC-V firmware☆31Updated 3 weeks ago
- Virtual machine for executing CUDA PTX without a GPU☆38Updated last year
- Cycle-level, trace-driven, parallel GPU simulator for NVIDIA Pascal.☆15Updated last year
- Rust bindings to the MLIR C API.☆66Updated 3 weeks ago
- Embedded Universal DSL: a good DSL for us, by us☆44Updated this week
- Simple RISC-V emulator presented at Rust Nation 2023☆66Updated 2 years ago
- An Extensible Compiler IR Framework☆190Updated last week
- Learn assembly with entirely too many brainfuck compilers☆58Updated 4 years ago
- Website for CS 265☆29Updated 8 months ago
- In-memory x86-64 assembler for JIT compiler.☆76Updated 4 months ago
- Compiler optimizer for arbitrary control flow based on equality saturation☆103Updated 3 years ago
- An educational implementation of a modern compressor in Rust☆47Updated last year
- Rust bindings for libgccjit☆23Updated 3 weeks ago
- An arbitrary-precision floating-point library in Rust☆45Updated 4 months ago
- A fast and accurate reuse distance analyzer for multi-threaded applications. It leverages existing hardware features in commodity CPUs.☆19Updated 2 years ago
- The Solid-State Register Allocator☆87Updated 2 years ago
- Simple library for decoding RISC-V instructions☆24Updated last week
- ☆23Updated 8 months ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆20Updated 10 months ago
- A language server for TableGen and a VSCode extension☆16Updated last week
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆120Updated 3 weeks ago
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆105Updated last week
- benchmarking e-graph extraction☆47Updated 3 months ago
- LLVM alternative in Rust☆15Updated last year
- Zig Optimizing Backend☆20Updated 2 months ago
- x86-64, ARM, and RVV intrinsics viewer☆55Updated 4 months ago