miuho / SSD-Flash-Translation-Layer
Implementation of SSD FTL firmware with hybrid log-block mapping, garbage collection and wear leveling.
☆33Updated 6 years ago
Alternatives and similar repositories for SSD-Flash-Translation-Layer:
Users that are interested in SSD-Flash-Translation-Layer are comparing it to the libraries listed below
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆15Updated 5 months ago
- Derivation of the FlashSim simulator. Implements BAST, FAST and DFTL☆87Updated 6 years ago
- Command line tool to Read/Write to PCIe BARx memory space☆69Updated 2 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆28Updated 3 years ago
- An SSD simulator for 3D NAND Flash☆48Updated 6 years ago
- Open-channel SSD on Cosmos-plus OpenSSD☆23Updated 6 years ago
- PCIe Device Emulation in QEMU☆58Updated last year
- User Space NVMe Driver☆23Updated 8 years ago
- A user-space test platform for testing the p2pdma Linux kernel framework with NVMe CMBs and other PCIe BAR memory.☆50Updated last year
- A copy from of ARM Benchmark tools souce code: lmbench dhrystone fhourstones Linpack whetstone.☆38Updated 10 years ago
- Verilog PCI express components☆21Updated last year
- NVM Express Device Emulation in QEMU☆63Updated 11 years ago
- systemc建模相关☆24Updated 10 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆44Updated 3 years ago
- ☆42Updated 7 years ago
- Linux KVM RISC-V repo☆52Updated this week
- A simple SMP OS on ARMv8a☆22Updated 2 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆20Updated last year
- PCI Express controller model☆47Updated 2 years ago
- Device trees used by QEMU to describe the hardware☆48Updated last month
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆32Updated 6 months ago
- An NVMe Device Simulation Library.☆50Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- AIA IP compliant with the RISC-V AIA spec☆34Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆10Updated last year